QN8006B/8006LB
7 USER CONTROL REGISTERS
There are 35 user accessible control registers. All registers not listed below are for manufacturing use only.
Table 16: Summary of User Control Registers
REGISTER
NAME
SYSTEM1
USER CONTROL FUNCTIONS
Sets device modes.
00h
01h
02h
03h
04h
05h
06h
07h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
18h
19h
1Ah
1Bh
1Ch
21h
SYSTEM2
DEV_ADD
ANACTL1
REG_VGA
CIDR1
Sets device modes, resets.
Sets device address.
Analog control functions.
TX mode input impedance, crystal cap load setting.
Device ID numbers.
CIDR2
I2S
Device ID numbers.
Sets I2S parameters.
CH
Lower 8 bits of 10-bit channel index.
Lower 8 bits of 10-bit channel scan start channel index.
Lower 8 bits of 10-bit channel scan stop channel index.
Channel scan frequency step. Highest 2 bits of channel indexes.
Output power calibration control.
Sets TX parameters.
CH_START
CH_STOP
CH_STEP
PAC_TARGET
TXAGC GAIN
TX_FDEV
GAIN_TXPLT
RDSD0
Specify total TX frequency deviation.
Gain of TX pilot frequency deviation, I2S buffer clear.
RDS data byte 0.
RDSD1
RDS data byte 1.
RDSD2
RDS data byte 2.
RDSD3
RDS data byte 3.
RDSD4
RDS data byte 4.
RDSD5
RDS data byte 5.
RDSD6
RDS data byte 6.
RDSD7
RDS data byte 7.
RDSFDEV
CCA
Specify RDS frequency deviation, RDS mode selection.
Sets CCA parameters.
STATUS1
STATUS3
RSSISIG
RSSIMP
Device status indicators.
RDS status indicators.
In-band signal RSSI dBµV value.
Multipath signal RSSI (Received signal strength indicator) DB value.
Estimated RF input CNR value from noise floor around the pilot after
FM demodulation.
22h
SNR
49h
4Fh
REG_XLT3
REG_DAC
XCLK pin control.
DAC output stage gain.
Rev 2.08 (04/10)
Copyright ©2010 by Quintic Corporation
Page 30
Confidential A
Confidential Information contained herein is covered under Non-Disclosure Agreement (NDA).
QUANTUM [ QUANTUM RESEARCH GROUP ]
