9
9
75ꢋ
&
U
V
L
3
RLQWꢋ
R
V
Q
Jꢋ
9,'ꢋ
9
,
;ꢋ
R
Uꢋ92;ꢋ
&3ꢋ
9
664ꢋ
Internet Data Sheet
HY[B/I]18T1G[40/80/16]0C2[C/F](L)
1-Gbit Double-Data-Rate-Two SDRAM
FIGURE 4
Single-ended AC Input Test Conditions Diagram
9''4
9,+ꢍDFꢎPLQ
9,+ꢍGFꢎPLQ
95()
96:,1*ꢍ0$;ꢎ
9,/ꢍGFꢎPD[
9,/ꢍDFꢎPD[
966
'HOWDꢋ7)
'HOWDꢋ75
95()ꢋꢏꢋ9,/ꢍDFꢎPD[
'HOWDꢋ7)
9,+ꢍDFꢎPLQꢋꢏꢋ95()
)DOOLQJꢋ6OHZꢋ
5LVLQJꢋ6OHZꢋ
'HOWDꢋ75
03(7ꢀꢅꢃꢀ
TABLE 26
Differential DC and AC Input and Output Logic Levels
Symbol
Parameter
DC input signal voltage
Min.
Max.
Unit
Notes
1)
2)
3)
4)
5)
VIN(dc)
VID(dc)
VID(ac)
VIX(ac)
VOX(ac)
–0.3
V
V
V
DDQ + 0.3
—
—
V
DC differential input voltage
0.25
DDQ + 0.6
DDQ + 0.6
AC differential input voltage
0.5
AC differential cross point input voltage
0.5 × VDDQ – 0.175
0.5 × VDDQ + 0.175
0.5 × VDDQ + 0.125
V
AC differential cross point output voltage 0.5 × VDDQ – 0.125
V
1)
2)
3)
V
V
V
IN(dc) specifies the allowable DC execution of each input of differential pair such as CK, CK, DQS, DQS etc.
ID(dc) specifies the input differential voltage VTR– VCP required for switching. The minimum value is equal to VIH(dc) – VIL(dc)
ID(ac) specifies the input differential voltage VTR – VCP required for switching. The minimum value is equal to VIH(ac) – VIL(ac)
.
.
4) The value of VIX(ac) is expected to equal 0.5 × VDDQ of the transmitting device and VIX(ac) is expected to track variations in VDDQ. VIX(ac)
indicates the voltage at which differential input signals must cross.
5) The value of VOX(ac) is expected to equal 0.5 × VDDQ of the transmitting device and VOX(ac) is expected to track variations in VDDQ. VOX(ac)
indicates the voltage at which differential input signals must cross.
FIGURE 5
Differential DC and AC Input and Output Logic Levels Diagram
9
''4ꢋ
Rev. 1.60, 2008-08
31
09262007-3YK7-BKKG
QIMONDA [ QIMONDA AG ]
