Internet Data Sheet
HYB39SC128[16/32]9EE
128-MBit Synchronous DRAM
%$ꢂ
ꢀ
%$ꢀ
ꢀ
$ꢂꢂ
ꢀ
$ꢂꢀ
ꢀ
$ꢉ
$ꢁ
ꢀ
$ꢈ
ꢀ
$ꢇ
$ꢆ
&/
$ꢅ
$ꢄ
%7
$ꢃ
$ꢂ
%/
$ꢀ
:5
03%6ꢀꢀꢈꢀ
TABLE 5
Mode Register Definition (BAN[1:0] = 00B)
Field
Bits
Type
Description
BL
[2:0]
w
Burst Length
Number of sequential bits per DQ related to one read/write command, see
Table 6
Note: All other bit combinations are RESERVED
000B
001B
010B
011B
1
2
4
8
111B Full Page (Sequential burst type only)
BT
CL
3
w
w
Burst Type
0B
1B
Sequential
Interleaved
[6:4]
CAS Latency
Number of full clocks from read command to first data valid window.
Note: All other bit combinations are RESERVED.
010B
011B
2
3
WR
9
w
Write Mode
0B
1B
Burst read/burst write
Burst read/single write
Rev. 1.00, 2006-10
10302006-7FCJ-R0SX
13
QIMONDA [ QIMONDA AG ]
