欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB25D512800CC-6 参数 Datasheet PDF下载

HYB25D512800CC-6图片预览
型号: HYB25D512800CC-6
PDF下载: 下载PDF文件 查看货源
内容描述: DDR SDRAM [DDR SDRAM]
分类和应用: 存储内存集成电路动态存储器双倍数据速率
文件页数/大小: 37 页 / 1880 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB25D512800CC-6的Datasheet PDF文件第17页浏览型号HYB25D512800CC-6的Datasheet PDF文件第18页浏览型号HYB25D512800CC-6的Datasheet PDF文件第19页浏览型号HYB25D512800CC-6的Datasheet PDF文件第20页浏览型号HYB25D512800CC-6的Datasheet PDF文件第22页浏览型号HYB25D512800CC-6的Datasheet PDF文件第23页浏览型号HYB25D512800CC-6的Datasheet PDF文件第24页浏览型号HYB25D512800CC-6的Datasheet PDF文件第25页  
Internet Data Sheet  
HYB25D512[400/160/800]C[E/T/F/C](L)  
512-Mbit Double-Data-Rate SDRAM  
TABLE 14  
Truth Table 4: Current State Bank n - Command to Bank m  
Current State  
CS  
RAS CAS WE Command  
Action  
Note  
1)2)3)4)5)6)  
Any  
H
L
X
H
X
X
H
X
X
H
X
Deselect  
NOP. Continue previous operation.  
NOP. Continue previous operation.  
1) to 6)  
No Operation  
1) to 6)  
Idle  
X
Any Command  
Otherwise Allowed to  
Bank m  
1) to 6)  
Row Activating,  
Active, or  
Precharging  
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
H
H
L
Active  
Select and activate row  
Select column and start Read burst  
Select column and start Write burst  
1) to 7)  
H
H
L
Read  
1) to 7)  
L
Write  
1) to 6)  
H
H
L
L
Precharge  
Active  
1) to 6)  
Read (Auto  
Precharge  
Disabled)  
L
H
H
L
Select and activate row  
Select column and start new Read burst  
1) to 7)  
H
L
Read  
1) to 6)  
H
H
L
Precharge  
Active  
1) to 6)  
Write (Auto  
Precharge  
Disabled)  
L
H
H
L
Select and activate row  
Select column and start Read burst  
Select column and start new Write burst  
1) to 8)  
H
H
L
Read  
1) to 7)  
L
Write  
1) to 6)  
H
H
L
L
Precharge  
Active  
1) to 6)  
Read (With Auto  
Precharge)  
L
H
H
L
Select and activate row  
Select column and start new Read burst  
Select column and start Write burst  
1) to 7), 9)  
1) to 7), 9), 10)  
1) to 6)  
H
H
L
Read  
L
Write  
H
H
L
L
Precharge  
Active  
1) to 6)  
Write (With Auto  
Precharge)  
L
H
H
L
Select and activate row  
Select column and start Read burst  
Select column and start new Write burst  
1) to 7), 9)  
1) to 7), 9)  
1) to 6)  
H
H
L
Read  
L
Write  
H
L
Precharge  
1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Table 12: Clock Enable (CKE) and after tXSNR/tXSRD has been met (if  
the previous state was self refresh).  
2) This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those  
allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in  
the notes below.  
3) Current state definitions: Idle: The bank has been precharged, and tRP has been met. Row Active: A row in the bank has been activated,  
and tRCD has been met. No data bursts/accesses and no register accesses are in progress. Read: A Read burst has been initiated, with  
Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge  
disabled, and has not yet terminated or been terminated. Read with Auto Precharge Enabled: See 10). Write with Auto Precharge Enabled:  
See 10)  
.
4) AUTO REFRESH and Mode Register Set commands may only be issued when all banks are idle.  
5) A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.  
6) All states and sequences not shown are illegal or reserved.  
7) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with  
Auto Precharge disabled.  
8) Requires appropriate DM masking.  
9) Concurrent Auto Precharge: This device supports “Concurrent Auto Precharge”. When a read with auto precharge or a write with auto  
precharge is enabled any command may follow to the other banks as long as that command does not interrupt the read or write data  
transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The minimum delay from  
a read or write command with auto precharge enable, to a command to a different banks is summarized in Table 15.  
Rev. 1.31, 2006-09  
21  
03292006-3TFJ-HNV3  
 复制成功!