HYB25D256[400/800/160]B[T/C](L)
256-Mbit Double Data Rate SDRAM
Functional Description
CAS Latency = 2
CK
CK
Read
Read
BAa, COL x
CL=2
Read
Read
NOP
NOP
Command
Address
BAa, COL n
BAa, COL b
BAa, COL g
DQS
DQ
DOa-n
DOa-n'
DOa-x
DOa-x'
DOa-b
DOa-b’
DOa-g
CAS Latency = 2.5
CK
CK
Read
Read
Read
Read
NOP
NOP
Command
Address
BAa, COL n
BAa, COL x
BAa, COL b
BAa, COL g
CL=2.5
DQS
DQ
DOa-n
DOa-n'
DOa-x
DOa-x'
DOa-b
DOa-b’
DO a-n, etc. = data out from bank a, column n etc.
n' etc. = odd or even complement of n, etc. (i.e., column address LSB inverted).
Reads are to active rows in any banks.
Don’t Care
Shown with nominal tAC, tDQSCK, and tDQSQ
.
Figure 13 Random Read Accesses: CAS Latencies (Burst Length = 2, 4 or 8)
Data from any Read burst may be truncated with a Burst Terminate command, as shown on Figure 14
"Terminating a Read Burst: CAS Latencies (Burst Length = 8)" on Page 30. The Burst Terminate latency is
equal to the read (CAS) latency, i.e. the Burst Terminate command should be issued x cycles after the Read
command, where x equals the number of desired data element pairs.
Data from any Read burst must be completed or truncated before a subsequent Write command can be issued. If
truncation is necessary, the Burst Terminate command must be used, as shown on Figure 15 "Read to Write:
CAS Latencies (Burst Length = 4 or 8)" on Page 31. The example is shown for tDQSS (min). The tDQSS (max)
case, not shown here, has a longer bus idle time. tDQSS (min) and tDQSS (max) are defined in the section on Writes.
A Read burst may be followed by, or truncated with, a Precharge command to the same bank (provided that Auto
Precharge was not activated). The Precharge command should be issued x cycles after the Read command,
where x equals the number of desired data element pairs (pairs are required by the 2n prefetch architecture). This
is shown on Figure 16 "Read to Precharge: CAS Latencies (Burst Length = 4 or 8)" on Page 32 for Read
latencies of 2 and 2.5. Following the Precharge command, a subsequent command to the same bank cannot be
Data Sheet
29
Rev. 1.21, 2004-07
02102004-TSR1-4ZWW