Internet Data Sheet
HY[B/I]18T512[40/80/16]0B2[C/F](L)
512-Mbit Double-Data-Rate-Two SDRAM
TABLE 27
Single-ended AC Input Test Conditions
Symbol
Condition
Value
Unit
Note
1)
VREF
Input reference voltage
0.5 x VDDQ
1.0
V
1)
VSWING.MAX
SLEW
Input signal maximum peak to peak swing
Input signal minimum Slew Rate
V
2)3)
1.0
V / ns
1) Input waveform timing is referenced to the input signal crossing through the VREF level applied to the device under test.
2) The input signal minimum Slew Rate is to be maintained over the range from VIH(ac).MIN to VREF for rising edges and the range from VREF to
IL(ac).MAX for falling edges as shown in Figure 4
V
3) AC timings are referenced with input waveforms switching from VIL(ac) to VIH(ac) on the positive transitions and VIH(ac) to VIL(ac) on the negative
transitions.
FIGURE 4
Single-ended AC Input Test Conditions Diagram
9''4
9,+ꢎDFꢏPLQ
9,+ꢎGFꢏPLQ
96:,1*ꢎ0$;ꢏ
95()
9,/ꢎGFꢏPD[
9,/ꢎDFꢏPD[
966
'HOWDꢌ7)
'HOWDꢌ75
95()ꢌꢐꢌ9,/ꢎDFꢏPD[
'HOWDꢌ7)
9,+ꢎDFꢏPLQꢌꢐꢌ95()
'HOWDꢌ75
03(7ꢀꢆꢅꢀ
)DOOLQJꢌ6OHZꢌ
5LVLQJꢌ6OHZꢌ
Rev. 1.12, 2007-05
31
10062006-YPTZ-CDR7
QIMONDA [ QIMONDA AG ]
