Internet Data Sheet
HYB18H256321BF
256-Mbit GDDR3
FIGURE 8
Extended Mode Register Bitmap for High-Speed Application
$ꢈ
$ꢂ
$ꢄ
$ꢇ
$ꢁ
$ꢃ
$ꢀ
$ꢅ
%$ꢀ
ꢅ
%$ꢅ
ꢀ
$ꢀꢀ
ꢅ
$ꢀꢅ
9
$ꢆ
$ꢉ
5)8
:5
'//
:5
5WW
'DWDꢎ=
2XWSXWꢎ'ULYHUꢎ
,PSHGDQFH
'//
(QDEOH
$ꢂ
$ꢀ
$ꢅ
ꢅ
ꢀ
(QDEOH
'LVDEOH
ꢅ
ꢅ
ꢀ
ꢀ
$XWRFDO
ꢁꢄꢎ2KPV
ꢇꢅꢎ2KPV
ꢇꢄꢎ2KPV
ꢅ
ꢀ
ꢅ
ꢀ
$ꢀꢅ 9HQGRUꢎ,'
$ꢈ $ꢄ
$ꢇ
:5
ꢅ
ꢀ
2II
2Q
ꢅ
ꢅ
ꢅ
ꢅ
ꢀ
ꢀ
ꢀ
ꢀ
ꢅ
ꢅ
ꢀ
ꢀ
ꢅ
ꢅ
ꢀ
ꢀ
ꢅ
ꢀ
ꢅ
ꢀ
ꢅ
ꢀ
ꢅ
ꢀ
ꢀꢀ
ꢀꢃ
ꢀꢁ
5)8
ꢈ
$ꢁ $ꢃ
7HUPLQDWLRQ
ꢅ
ꢅ
ꢀ
ꢅ
ꢀ
ꢅ
2'7ꢎGLVDEOHG
5)8
=4ꢎꢊꢎꢇ
=4ꢎꢊꢎꢃꢎ
ꢀ
ꢀ
ꢐ'HIDXOWꢑꢎꢃꢑ
ꢉ
ꢆ
ꢀꢅ
Notes
option implemented in the device) or no action is taken by
the device (if option not implemented).
5. WR (write recovery time for auto precharge) in clock
cycles is calculated by dividing tWR (in ns) and rounding up
to the next integer (WR[cycles] = tWR[ns] / tCK[ns]). The
mode register must be programmed to this value.
1. These settings are for debugging purposes only.
2. Default termination values at Power Up.
3. The ODT disable function disables all terminators on the
device.
4. If the user activates bits in the extended mode register in
an optional field, either the optional field is activated (if
FIGURE 9
Extended Mode Register Set Timing
CLK#
CLK
Command
PA
NOP
EMRS
NOP
NOP
A.C.
tRP
tMRD
A.C.: Any command
Don't Care
EMRS: Extended MRS command
PA: PREALL command
Rev. 0.80, 2007-09
18
09132007-07EM-7OYI
QIMONDA [ QIMONDA AG ]
