Internet Data Sheet
HYB18H256321BF
256-Mbit GDDR3
FIGURE 7
Extended Mode Register Bitmap for Mid-Range-Speed Application
$ꢈ
$ꢂ
$ꢄ
$ꢇ
$ꢁ
$ꢃ
$ꢀ
$ꢅ
%$ꢀ
%$ꢅ
$ꢀꢀ
ꢅ
$ꢀꢅ
$ꢆ
$ꢉ
9
ꢅ
ꢀ
5)8
:5
'//
:5
5WW
'DWDꢎ=
$ꢅ
2XWSXWꢎ'ULYHUꢎ
,PSHGDQFH
'//
(QDEOH
$ꢂ
$ꢀ
ꢅ
ꢀ
(QDEOH
'LVDEOH
ꢅ
ꢅ
ꢀ
ꢀ
$XWRFDO
ꢁꢄꢎ
ꢅ
ꢀ
ꢅ
ꢀ
ꢇꢅꢎ
ꢇꢄꢎ
$ꢀꢅ
9HQGRUꢎ,'
$ꢈ
$ꢄ
$ꢇ
:5
ꢅ
ꢀ
2II
2Q
ꢅ
ꢅ
ꢅ
ꢅ
ꢀ
ꢀ
ꢀ
ꢀ
ꢅ
ꢅ
ꢀ
ꢀ
ꢅ
ꢅ
ꢀ
ꢀ
ꢅ
ꢀ
ꢅ
ꢀ
ꢅ
ꢀ
ꢅ
ꢀ
ꢀꢀ
ꢇ
$ꢁ
$ꢃ
7HUPLQDWLRQ
ꢅ
ꢅ
ꢀ
ꢅ
ꢀ
ꢅ
2'7ꢎGLVDEOHG
5)8
ꢄ
ꢂ
=4ꢎꢊꢎꢇ
ꢈ
ꢀ
ꢀ
=4ꢎꢊꢎꢃꢎꢐ'HIDXOWꢑꢎꢃꢑ
ꢉ
ꢆ
ꢀꢅ
(;7(1'('B02'(B5(*,67(5BꢀB0,'Bꢃꢄꢂ
There are two bitmaps for the Extended Mode Register. One bitmap shown in Figure 7 is supposed to support Mid-Speed
applications. The other bitmap shown in Figure 8 is more focused on the high-range-speed application. Both bitmaps
distinguish different numbers in supported Write Recovery clock cycles. The mid-range bit map provides WR cycles from 4 to
11.The high-speed bitmap supports WR from 7 to 13.
Rev. 0.80, 2007-09
17
09132007-07EM-7OYI
QIMONDA [ QIMONDA AG ]
