欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCS3P622S04JG-08-TR 参数 Datasheet PDF下载

PCS3P622S04JG-08-TR图片预览
型号: PCS3P622S04JG-08-TR
PDF下载: 下载PDF文件 查看货源
内容描述: 低频定时- SAFE™峰值EMI降低IC [Low Frequency Timing-Safe™ Peak EMI reduction IC]
分类和应用: 晶体时钟发生器微控制器和处理器外围集成电路光电二极管
文件页数/大小: 10 页 / 540 K
品牌: PULSECORE [ PulseCore Semiconductor ]
 浏览型号PCS3P622S04JG-08-TR的Datasheet PDF文件第1页浏览型号PCS3P622S04JG-08-TR的Datasheet PDF文件第3页浏览型号PCS3P622S04JG-08-TR的Datasheet PDF文件第4页浏览型号PCS3P622S04JG-08-TR的Datasheet PDF文件第5页浏览型号PCS3P622S04JG-08-TR的Datasheet PDF文件第6页浏览型号PCS3P622S04JG-08-TR的Datasheet PDF文件第7页浏览型号PCS3P622S04JG-08-TR的Datasheet PDF文件第8页浏览型号PCS3P622S04JG-08-TR的Datasheet PDF文件第9页  
May 2007  
PCS3P622S04J  
rev 0.3  
Spread Spectrum Frequency Generation  
The clocks in digital systems are typically square waves  
with a 50% duty cycle and as frequencies increase the  
edge rates also get faster. Analysis shows that a square  
wave is composed of fundamental frequency and  
harmonics. The fundamental frequency and harmonics  
generate the energy peaks that become the source of  
EMI. Regulatory agencies test electronic equipment by  
measuring the amount of peak energy radiated from the  
equipment. In fact, the peak level allowed decreases as  
the frequency increases. The standard methods of  
reducing EMI are to use shielding, filtering, multi-layer  
PCBs etc. These methods are expensive. Spread  
spectrum clocking reduces the peak energy by reducing  
the Q factor of the clock. This is done by slowly  
modulating the clock frequency. PCS3P622S04J uses  
the center modulation spread spectrum technique in  
which the modulated output frequency varies above and  
below the reference frequency with  
a
specified  
modulation rate. With center modulation, the average  
frequency is the same as the unmodulated frequency  
and there is no performance degradation  
Timing-Safe™ technology  
Timing-Safe™ technology is the ability to modulate a  
clock source with Spread Spectrum technology and  
maintain synchronization with any associated data path.  
Pin Configuration  
1
2
3
4
8
CLKIN / XIN  
XOUT  
CLKOUT  
7
6
5
VDD  
CLK3  
CLK2  
PCS3P622S04J  
CLK1  
GND  
Low Frequency Timing-Sage™ Peak EMI Reduction IC  
2 of 10  
Notice: The information in this document is subject to change without notice.