Product Specification
PE43704
UltraCMOS
®
RF Digital Step
Attenuator, 7-bit, 31.75 dB
with Optional Vss
EXT
Bypass Mode
9 kHz - 8 GHz
Features
HaRP™ technology enhanced
Safe attenuation state transitions
Attenuation options: covers a 31.75 dB
Product Description
The PE43704 is a HaRP™ technology-enhanced, high
linearity, 7-bit 50Ω RF Digital Step Attenuator (DSA). It
offers maximum power handling of 28 dBm up to 8 GHz
and covers a 31.75 dB attenuation range in 0.25 dB,
0.5 dB, or 1.0 dB steps. The PE43704 is a pin-compatible
version of PE43703. It provides multiple CMOS control
interfaces and an optional Vss
EXT
bypass mode to
improve spurious performance. It maintains high
attenuation accuracy over frequency and temperature and
exhibits very low insertion loss and low power
consumption. No blocking capacitors are required if DC
voltage is not present on the RF ports.
The PE43704 is manufactured on Peregrine’s
UltraCMOS
®
process, a patented variation of silicon-on-
insulator (SOI) technology on a sapphire substrate,
offering the performance of GaAs with the economy and
integration of conventional CMOS.
Figure 1. Package Type
32-lead 5x5 QFN
range in 0.25 dB, 0.5 dB, or 1.0 dB steps
0.25 dB monotonicity for
≤
6 GHz
0.50 dB monotonicity for
≤
7 GHz
1.00 dB monotonicity for
≤
8 GHz
High power handling @ 8 GHz in 50Ω
28 dBm CW
31 dBm instantaneous power
High linearity
IIP3 of 61 dBm
1.8V/3.3V control logic
Programming modes
Direct parallel
Latched parallel
Serial
Serial Addressable
High-attenuation state @ power-up (PUP)
ESD performance
1.5kV HBM on all pins
Figure 2. Functional Diagram
DOC-02161
Document No. DOC-16514-6 |
www.psemi.com
©2012-2013 Peregrine Semiconductor Corp. All rights reserved.
Page 1 of 20
PSEMI [ Peregrine Semiconductor ]
