欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7366-PI 参数 Datasheet PDF下载

PM7366-PI图片预览
型号: PM7366-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 帧引擎和数据链路管理器 [FRAME ENGINE AND DATA LINK MANAGER]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路数据传输PC时钟
文件页数/大小: 286 页 / 2211 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7366-PI的Datasheet PDF文件第212页浏览型号PM7366-PI的Datasheet PDF文件第213页浏览型号PM7366-PI的Datasheet PDF文件第214页浏览型号PM7366-PI的Datasheet PDF文件第215页浏览型号PM7366-PI的Datasheet PDF文件第217页浏览型号PM7366-PI的Datasheet PDF文件第218页浏览型号PM7366-PI的Datasheet PDF文件第219页浏览型号PM7366-PI的Datasheet PDF文件第220页  
RELEASED  
PM7366 FREEDM-8  
DATA SHEET  
PMC-1970930  
ISSUE 4  
FRAME ENGINE AND DATA LINK MANAGER  
bit is ignored. TCLK[3] is gapped during non-data bytes. All data bits are treated as a  
contiguous stream with arbitrary byte alignment.  
E1:  
The E1 frame structure select bit (E1) configures link #3 for channelised E1 operation when  
CEN is set high. TCLK[3] is held quiescent during the FAS and NFAS framing bytes. The  
most significant bit of time-slot 1 is placed on TD[3] on the last falling edge of TCLK[3] ahead  
of the extended quiescent period. Link data is present at time-slots 1 to 31. When E1 is set  
low and CEN is set high, link #3 is configured for channelised T1 operation. TCLK[3] is held  
quiescent during the framing bit. The m.s.b. of time-slot 1 is placed on TD[3] on the last  
falling edge of TCLK[3] ahead of the extended quiescent period. Link data is present at time-  
slots 1 to 24. E1 is ignored when CEN is set low.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
203  
 复制成功!