欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73487 参数 Datasheet PDF下载

PM73487图片预览
型号: PM73487
PDF下载: 下载PDF文件 查看货源
内容描述: 622 Mbps的ATM流量管理设备 [622 Mbps ATM Traffic Management Device]
分类和应用: 异步传输模式ATM
文件页数/大小: 251 页 / 2936 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73487的Datasheet PDF文件第237页浏览型号PM73487的Datasheet PDF文件第238页浏览型号PM73487的Datasheet PDF文件第239页浏览型号PM73487的Datasheet PDF文件第240页浏览型号PM73487的Datasheet PDF文件第242页浏览型号PM73487的Datasheet PDF文件第243页浏览型号PM73487的Datasheet PDF文件第244页浏览型号PM73487的Datasheet PDF文件第245页  
Released  
Datasheet  
PM73487 QRT  
PMC-Sierra, Inc.  
PMC-980618  
Issue 3  
622 Mbps ATM Traffic Management Device  
11.3 Connecting the QRT to the S/UNI-ATLAS PM7324  
The S/UNI-ATLAS PM7324 is a full duplex Fault Management (FM) OAM, Performance Man-  
agement (PM) OAM, and policing device. It has a UTOPIA interface on the PHY side and a SAT-  
URN interface on the other side. It can interface directly to the QRT by utilizing the QRT’s OC-  
12 single phy mode. In the UTOPIA_CONFIG register (refer to “7.2.11 UTOPIA_CONFIG”  
starting on page 117), RX_OC_12C_MODE should be set to 1, TX_OC_12C_MODE can be set  
to either 0 or 1, and UTOPIA_2 should be set to 1. Please refer to the PMC document PM980583  
for a detailed description of this application  
Figure 73 shows an example of connecting the QRT to the S/UNI-ATLAS.  
Receive Cell  
SSRAM  
SDRAM  
RX_OC_12C_MODE = 1  
Receive UTOPIA Level 2  
ATLAS  
To QSE  
QRT  
(PM73487)  
Transmit UTOPIA Level 2  
PM7324  
Host Interface  
From QSE  
TX_OC_12C_MODE = 1  
UTOPIA_2 = 1  
Transmit Cell  
SDRAM  
Control  
SSRAM  
Figure 73. Connecting the QRT to the RCMP-800  
11.4 Relationships Among Various Clock Domains  
Relationships among various clock domains on the QRT are complex and require careful consid-  
eration for effective use of the device and optimal performance. Duty cycle tolerance for  
SYSCLK, ATMCLK, SE_CLK and PCLK is 60/40.  
.
The maximum operating frequency of the QRT is 100 MHz; however, it is possible to operate the  
QRT at frequencies below 100 MHz if various relationship constraints are met. Frequency rela-  
tionships also determine the switch speed-up factor and device throughput. Phase aligners only  
converge in a certain frequency range. DRAMs may potentially lose data below a certain operat-  
ing frequency, and during processor transactions data integrity is guaranteed if the ATM_CLK-to-  
SYSCLK relationship is maintained.  
229  
 
 复制成功!