欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7347-BI 参数 Datasheet PDF下载

PM7347-BI图片预览
型号: PM7347-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SATURN用户网络接口的J2 / E3 / T3 [SATURN USER NETWORK INTERFACE for J2/E3/T3]
分类和应用: 网络接口
文件页数/大小: 341 页 / 1733 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7347-BI的Datasheet PDF文件第63页浏览型号PM7347-BI的Datasheet PDF文件第64页浏览型号PM7347-BI的Datasheet PDF文件第65页浏览型号PM7347-BI的Datasheet PDF文件第66页浏览型号PM7347-BI的Datasheet PDF文件第68页浏览型号PM7347-BI的Datasheet PDF文件第69页浏览型号PM7347-BI的Datasheet PDF文件第70页浏览型号PM7347-BI的Datasheet PDF文件第71页  
S/UNI®-JET Data Sheet  
Released  
The RXCP-50 descrambles the cell payload field using the self synchronizing descrambler with a  
43  
polynomial of x + 1. The header portion of the cells can optionally be descrambled also. Note:  
Cell payload scrambling is enabled by default in the S/UNI-JET as required by ITU-T  
Recommendation I.432, but may be disabled to ensure backwards compatibility with older  
equipment.  
The HCS is a CRC-8 calculation over the first four octets of the ATM cell header. The RXCP-50  
8
2
verifies the received HCS using the accumulation polynomial, x + x + x + 1. The coset  
6
4
2
polynomial x + x + x + 1 is added (modulo 2) to the received HCS octet before comparison  
with the calculated result as required by the ATM Forum UNI specification, and ITU-T  
Recommendation I.432.  
The RXCP-50 can be programmed to drop all cells containing an HCS error or to filter cells  
based on the HCS and the cell header. Filtering according to a particular HCS and the GFC, PTI,  
and CLP bits of the ATM cell header is programmable through the RXCP-50 Registers. Note: The  
VCI and VPI bits must be all logic zero. More precisely, filtering is performed when filtering is  
enabled or when HCS errors are found when HCS checking is enabled. Otherwise, all cells are  
passed on regardless of any error conditions. Cells can be blocked if the HCS pattern is invalid or  
if the filtering 'Match Pattern' and 'Match Mask' Registers are programmed with a certain  
blocking pattern. ATM Idle cells are filtered by default. For ATM cells, null or idle cells are  
identified by the standardized header pattern of 'H00, 'H00, 'H00 and 'H01 in the first four octets  
followed by the valid HCS octet.  
While the cell delineation state machine is in the SYNC state, the HCS verification circuit  
implements the state machine shown in Figure 7.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use  
Document ID: PMC-1990267, Issue 3  
67  
 复制成功!