欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7344-RI 参数 Datasheet PDF下载

PM7344-RI图片预览
型号: PM7344-RI
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom Circuit, 4-Func, CMOS, PQFP128, 14 X 20 MM, 2.70 MM HEIGHT, 0.50 MM PITCH, PLASTIC, MQFP-128]
分类和应用: 网络接口
文件页数/大小: 293 页 / 1101 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7344-RI的Datasheet PDF文件第88页浏览型号PM7344-RI的Datasheet PDF文件第89页浏览型号PM7344-RI的Datasheet PDF文件第90页浏览型号PM7344-RI的Datasheet PDF文件第91页浏览型号PM7344-RI的Datasheet PDF文件第93页浏览型号PM7344-RI的Datasheet PDF文件第94页浏览型号PM7344-RI的Datasheet PDF文件第95页浏览型号PM7344-RI的Datasheet PDF文件第96页  
PM7344 S/UNI-MPH  
DATA SHEET  
PMC-950449  
ISSUE 6  
MULTI-PHY USER NETWORK INTERFACE  
Registers 003H, 103H, 203H and 303H: Receive Interface Configuration  
Bit  
Type  
Function  
Default  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Unused  
Unused  
BPV  
RDNINV  
RDPINV  
RUNI  
X
X
0
0
0
0
0
X
R/W  
R/W  
R/W  
R/W  
R/W  
RFALL  
Unused  
These registers enable the Receive Interface to handle the various input  
waveform formats.  
BPV:  
When the T1 or E1 format is selected, the BPV bit enables only bipolar  
violations to indicate line code violations and be accumulated in the PMON  
LCV Count Registers. When BPV is set to logic 1, only BPVs not part of a  
valid B8ZS or HDB3 signature generate an LCV indication and increment the  
PMON LCV counter. When BPV is set to logic 0, both BPVs not part of a  
valid B8ZS signature and excessive zeros (EXZ) generate an LCV indication  
and increment the PMON LCV counter. Excessive zeros is a sequence of  
zeros greater than 15 bits long for a T1 AMI-coded signal, greater than 7 bits  
long for a T1 B8ZS-coded signal, and greater than 3 bits long for an E1 AMI  
or HDB3-coded signal.  
RDPINV,RDNINV:  
The RDPINV and RDNINV bits enable the Receive Interface to logically invert  
the signals received onmultifunction pins RDP/RDD[x] and  
RDN/RLCV/ROH[x], respectively. When RDPINV is set to logic 1, the  
interface inverts the signal on the RDP/RDD[x] input. When RDPINV is set to  
logic 0, the interface passes the RDP/RDD[x] signal unaltered. When  
RDNINV is set to logic 1, the interface inverts the signal on the  
RDN/RLCV/ROH[x] input. When RDNINV is set to logic 0, the interface  
passes the RDN/RLCV/ROH[x] signal unaltered.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
76  
 复制成功!