欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7340 参数 Datasheet PDF下载

PM7340图片预览
型号: PM7340
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI ATM反向多路复用, 8个环节 [S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 334 页 / 2670 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7340的Datasheet PDF文件第274页浏览型号PM7340的Datasheet PDF文件第275页浏览型号PM7340的Datasheet PDF文件第276页浏览型号PM7340的Datasheet PDF文件第277页浏览型号PM7340的Datasheet PDF文件第279页浏览型号PM7340的Datasheet PDF文件第280页浏览型号PM7340的Datasheet PDF文件第281页浏览型号PM7340的Datasheet PDF文件第282页  
PM7340 S/UNI-IMA-8  
PRELIMINARY  
INVERSE MULTIPLEXING OVER ATM  
DATA SHEET  
PMC-2001723  
ISSUE 3  
INVERSE MULTIPLEXING OVER ATM  
12.3.2 Configuring TC layer Options  
TC layer options in the transmit direction include scrambling and HEC  
generations. Scrambling should be set as required by the physical layer.  
TC layer options in the receive direction include descrambling, and interrupt  
reporting and error handling options. To properly support IMA applications, the  
TC layer functions should not filter out errored cells but pass them to the IMA-  
LAYER and let the IMA-LAYER filter them out. The options LCDOCDPASS,  
HCSPASS and UNASSPASS should be set for IMA applications. If these options  
are set for TC links, only the unassigned cells will not be filtered by the IMA-  
LAYER.  
When running IMA, there should never be any idle cells. If idle cells exist on an  
IMA link, it depends upon where the idle cells were inserted whether IDLEPASS  
is desired to be set. If the idle cells were incorrectly inserted by the TC layer,  
correct operation could be preserved in the face of errors if IDLEPASS is not set.  
If the idle cells are inserted by the link layer, correct operation may be perserved  
by setting IDLEPASS.  
The configuration options are programmed one link at a time by following the  
steps below:  
RTTC/TTTC Programming Steps:  
1. For each write access, wait until the LBUSY bit in the RTTC/TTTC  
Indirect Status Register is clear. Note that the LBUSY bit might not be  
ready for up to 86 REFCLK cycle after an access.  
2. Once the BUSY bit is clear, write to the RTTC/TTTC Link Data  
Register to specifiy the desired configuration options for that link.  
3. Next, write into the RTTC/TTTC Indirect Status register specifying  
the SPE and LINK that is about to be configured and whether this is to  
be a write or a read access, by clearing or setting the LWRB bit in this  
register.  
12.3.3 UTOPIA Interface Configuration  
There is very little setup required to configure the Any-PHY/UTOPIA Interface.  
For typical operation, the following registers need to be written to select the mode  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
261  
 复制成功!