欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM73121-RI 参数 Datasheet PDF下载

PM73121-RI图片预览
型号: PM73121-RI
PDF下载: 下载PDF文件 查看货源
内容描述: AAL1分段重组处理器 [AAL1 Segmentation And Reassembly Processor]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 223 页 / 2148 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM73121-RI的Datasheet PDF文件第1页浏览型号PM73121-RI的Datasheet PDF文件第2页浏览型号PM73121-RI的Datasheet PDF文件第3页浏览型号PM73121-RI的Datasheet PDF文件第5页浏览型号PM73121-RI的Datasheet PDF文件第6页浏览型号PM73121-RI的Datasheet PDF文件第7页浏览型号PM73121-RI的Datasheet PDF文件第8页浏览型号PM73121-RI的Datasheet PDF文件第9页  
PM73121AAL1gator II  
Data Sheet  
PMC-Sierra, Inc.  
PMC-980620  
,VVXHꢀꢁ  
AAL1 SAR Processor  
From Version  
Issue 1  
To Version  
Major Changes  
Issue 2  
Removed Pin 237, P_OUT, from Pinout Table.  
In T_QUEUE_TBL, added clarifications to QUEUE_CREDITS  
and AVG_SUB_VALU fields for single DS0 no pointer mode.  
Changed ItypE3 to ItypDS3 in DC Operating Conditions Table.  
Changed the following timing parameters:  
Interrupt Timing: PROC_INTR Tq(max) from 16 ns to 16.5  
ns.  
Microprocessor RAM Read Cycle: /MEM_CS Tq(max)  
from 15 ns to 17.7 ns.  
Microprocessor RAM Read Cycle: Tqmoe(max) from 22 ns  
to 24.7 ns.  
Tzsu, Tded, and Tzen are now specified as typical, instead  
of minimum and maximum.  
Microprocessor RAM Write Cycle: /PROC_ACK Tq(max)  
from 15 ns to 17.5 ns.  
Microprocessor RAM Write Cycle: /MEM_CS Tq(max)  
from 15 ns to 17.7 ns.  
Microprocessor Write Command Register: /PROC_ACK  
Tq(max) from 15 to 17.5 ns.  
RAM Write Cycle: /MEM_WE Twp(min) from Tch - 1 to  
Tch - 1.3, and Twp(max) from Tch to Tch +0.3.  
Receive Side Low Speed Interface: TL_SER, TL_SIG  
Tq(max) from 12 ns to 14 ns.  
Transmit Side Interface: RL_SER Th(min) from 1.0 to 1.2  
ns.  
Transmit Side High-Speed Interface: RL_SER Th(min) from  
1.0 to 1.2 ns.  
Transmit UTOPIA ATM Timing: TATM_DATA Tq(max)  
from 12 ns to 12.7 ns.  
TUTOPIA SPHY Timing: RPHY_DATA Tq(max) from 12  
ns to 12.7 ns.  
TUTOPIA MPHY Timing: RPHY_DATA Tq(max) from 12  
ns to 12.7 ns.  
Added DC Operating Conditions: ITYPE1(max)=420mA and  
ITYPDS3(max)=482mA.  
In Absolute Maximum Ratings section, removed undershoot/  
overshoot specification, and replaced with absolute maximum  
voltage range for TTL inputs.  
Moved all timing requirements on external logic for RAM and  
Microprocessor interface from section 6.5 to section 8.11.  
 复制成功!