PM6341 E1XC
DATA SHEET
PMC-910419
ISSUE 8
E1 FRAMER/TRANSCEIVER
Address
Register
19H
1AH
1BH
1CH
1DH
1EH
1FH
20H
21H
22H
23H
DJAT block Reference Clock Divisor (N1) Control
DJAT block Output Clock Divisor (N2) Control
DJAT block Configuration
ELST block Configuration
ELST block Interrupt Enable/Status
ELST block Idle Code
ELST Reserved
FRMR block Framing Alignment Options
FRMR block FRMR Maintenance Mode Options
FRMR block Framing Status Interrupt Enable
FRMR block Maintenance/Alarm Status Interrupt
Enable
24H
25H
FRMR block Framing Status Interrupt Indication
FRMR block Maintenance/Alarm Status Interrupt
Indication
26H
FRMR block Framing Status
FRMR block Maintenance/Alarm Status
FRMR block International/National Bits
FRMR block Extra Bits
27H
28H
29H
2AH
2BH
2CH
2DH - 2FH
30H
FRMR block CRC Error Count - LSB
FRMR block CRC Error Count - MSB
TS16 AIS Alarm Status
Reserved
TPSC block Configuration
31H
TPSC block µP Access Status
TPSC block Timeslot Indirect Address/Control
TPSC block Timeslot Indirect Data Buffer
XFDL block Configuration
32H
33H
34H
35H
XFDL block Interrupt Status
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
63