欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5381 参数 Datasheet PDF下载

PM5381图片预览
型号: PM5381
PDF下载: 下载PDF文件 查看货源
内容描述: SATURN用户网络接口,用于2488 Mbit / s的 [SATURN USER NETWORK INTERFACE FOR 2488 MBIT/S]
分类和应用: 网络接口
文件页数/大小: 487 页 / 2424 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5381的Datasheet PDF文件第158页浏览型号PM5381的Datasheet PDF文件第159页浏览型号PM5381的Datasheet PDF文件第160页浏览型号PM5381的Datasheet PDF文件第161页浏览型号PM5381的Datasheet PDF文件第163页浏览型号PM5381的Datasheet PDF文件第164页浏览型号PM5381的Datasheet PDF文件第165页浏览型号PM5381的Datasheet PDF文件第166页  
PMC-Sierra, Inc.  
PRELIMINARY  
PM5381 S/UNI-2488  
DATASHEET  
PMC-2000489  
ISSUE 1  
SATURN USER NETWORK INTERFACE FOR 2488 MBIT/S  
Register 0043H: RRMP Interrupt Status  
Bit  
Type  
Function  
Default  
Bit 15  
Bit 14  
Bit 13  
Bit 12  
Bit 11  
Bit 10  
Bit 9  
Unused  
Unused  
Unused  
Unused  
Unused  
LREIEI  
LBIPEI  
SBIPEI  
COMMSI  
COAPSI  
APSBFI  
LRDII  
R
R
R
R
R
R
R
R
R
R
R
X
X
X
X
X
X
X
X
X
X
X
Bit 8  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
LAISI  
Bit 2  
LOSI  
Bit 1  
LOFI  
Bit 0  
OOFI  
OOFI:  
The out of frame interrupt status (OOFI) bit is an event indicator. OOFI is set to logic 1 to  
indicate any change in the status of OOFV. The interrupt status bit is independent of the  
interrupt enable bit. OOFI is cleared to logic 0 when this register is read.  
LOFI:  
The loss of frame interrupt status (LOFI) bit is an event indicator. LOFI is set to logic 1 to  
indicate any change in the status of LOFV. The interrupt status bit is independent of the  
interrupt enable bit. LOFI is cleared to logic 0 when this register is read.  
LOSI:  
The loss of signal interrupt status (LOSI) bit is an event indicator. LOSI is set to logic 1 to  
indicate any change in the status of LOSV. The interrupt status bit is independent of the  
interrupt enable bit. LOSI is cleared to logic 0 when this register is read.  
LAISI:  
The line alarm indication signal interrupt status (LAISI) bit is an event indicator. LAISI is set  
to logic 1 to indicate any change in the status of LAISV. The interrupt status bit is  
independent of the interrupt enable bit. LAISI is cleared to logic 0 when this register is read.  
Proprietary and Confidentail to PMC-Sierra Inc., and for its Customer’s Internal Use  
141  
 复制成功!