欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5380-BI 参数 Datasheet PDF下载

PM5380-BI图片预览
型号: PM5380-BI
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC,]
分类和应用:
文件页数/大小: 440 页 / 2124 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5380-BI的Datasheet PDF文件第23页浏览型号PM5380-BI的Datasheet PDF文件第24页浏览型号PM5380-BI的Datasheet PDF文件第25页浏览型号PM5380-BI的Datasheet PDF文件第26页浏览型号PM5380-BI的Datasheet PDF文件第28页浏览型号PM5380-BI的Datasheet PDF文件第29页浏览型号PM5380-BI的Datasheet PDF文件第30页浏览型号PM5380-BI的Datasheet PDF文件第31页  
S/UNI®-8x155 ASSP Telecom Standard Product Data Sheet  
Released  
2
Features  
2.1 General  
Sꢀ Single chip ATM and Packet over SONET/SDH 8-channel Physical Layer Device operating  
at 155.52 Mbit/s.  
Sꢀ Implements the ATM Forum User Network Interface Specification and the ATM physical  
layer for Broadband ISDN according to ITU Recommendation I.432.  
Sꢀ Implements the Point-to-Point Protocol (PPP) over SONET/SDH specification according to  
RFC 2615 and RFC 1662.  
Sꢀ Processes eight duplex bit-serial 155.52 Mbit/s STS-3c/STM-1 data streams with on-chip  
clock and data recovery and clock synthesis.  
Sꢀ Complies with Bellcore GR-253-CORE (2000 Issue) jitter tolerance, jitter transfer (1995  
Issue) and intrinsic jitter criteria.  
Sꢀ Provides control circuitry required to comply with Bellcore GR-253-CORE WAN clocking  
requirements related to wander transfer, holdover and long term stability when using an  
external VCXO.  
Sꢀ Provides UTOPIA Level 3 compatible 32-bit wide System Interface (clocked up to 104  
MHz) with parity support for ATM applications.  
Sꢀ Provides SATURN POS-PHY Level 332-bit System Interface (clocked up to 104 MHz)  
for Packet over SONET/SDH (POS) and ATM applications.  
Sꢀ Provides support functions for 1+1 APS and 1:N operation.  
Sꢀ Provides a standard 5 signal IEEE 1149.1 JTAG test port for boundary scan board test  
purposes.  
Sꢀ Provides a generic 8-bit microprocessor bus interface for configuration, control, and status  
monitoring.  
Sꢀ Low power 2.5/3.3 volt CMOS with 5-volt TTL compatible digital inputs and outputs.  
PECL inputs and outputs are 3.3 volt and 5 volt compatible.  
Sꢀ Industrial temperature range (-40LC to +85LC).  
Sꢀ 520 pin Super BGA package.  
2.2 The SONET Receiver  
Sꢀ Provides eight serial interfaces at 155.52 Mbit/s with clock and data recovery.  
Sꢀ Frames to and de-scrambles the received STS-3c/STM-1 streams.  
Sꢀ Interprets the received payload pointers (H1, H2) and extracts the STS-3c/STM-1  
synchronous payload envelopes and path overheads.  
Sꢀ Extracts the data communication channels (D1-D3, D4-D12) and serializes them at  
192 kbit/s (D1-D3) and 576 kbit/s (D4-D12) for optional external processing.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC- 2010299, Issue 2  
27  
 复制成功!