欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5380-BI 参数 Datasheet PDF下载

PM5380-BI图片预览
型号: PM5380-BI
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC,]
分类和应用:
文件页数/大小: 440 页 / 2124 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5380-BI的Datasheet PDF文件第188页浏览型号PM5380-BI的Datasheet PDF文件第189页浏览型号PM5380-BI的Datasheet PDF文件第190页浏览型号PM5380-BI的Datasheet PDF文件第191页浏览型号PM5380-BI的Datasheet PDF文件第193页浏览型号PM5380-BI的Datasheet PDF文件第194页浏览型号PM5380-BI的Datasheet PDF文件第195页浏览型号PM5380-BI的Datasheet PDF文件第196页  
S/UNI®-8x155 ASSP Telecom Standard Product Data Sheet  
Released  
Register 0x041, 0x141, 0x241, 0x341, 0x441, 0x541, 0x641, 0x741:  
TPOP Pointer Control  
Bit  
Type  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
R/W  
Function  
Reserved  
FTPTR  
SOS  
PLD  
NDF  
NSE  
PSE  
Reserved  
Default  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
0
0
0
0
0
0
0
0
This register allows control over the transmitted payload pointer for diagnostic purposes.  
PSE:  
The PSE bit controls the insertion of positive pointer movements. A zero to one transition  
on this bit enables the insertion of a single positive pointer justification in the outgoing  
stream. This register bit is automatically cleared when the pointer movement is inserted.  
NSE:  
The NSE bit controls the insertion of negative pointer movements. A zero to one transition  
on this bit enables the insertion of a single negative pointer justification in the outgoing  
stream. This register bit is automatically cleared when the pointer movement is inserted.  
NOTE: NSE and PSE bits are for diagnosis purposes and only operational in normal line  
transmission (non-APS).NDF:  
The NDF bit controls the insertion of new data flags in the inserted payload pointer. When  
a logic one is written to this bit position, the pattern contained in the NDF[3:0] bit positions  
in the TPOP Arbitrary Pointer MSB Register is inserted continuously in the payload pointer.  
When a logic zero is written to this bit position, the normal pattern (0110) is inserted in the  
payload pointer.  
PLD:  
The PLD bit controls the loading of the pointer value contained in the TPOP Arbitrary  
Pointer Registers. Normally the TPOP Arbitrary Pointer Registers are written to set up the  
arbitrary new pointer value, the S-bit values, and the NDF pattern. A logic one is then  
written to this bit position to load the new pointer value. The new data flag bit positions are  
set to the programmed NDF pattern for the first frame; subsequent frames have the new data  
flag bit positions set to the normal pattern (0110) unless the NDF bit described above is set  
to a logic one.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC- 2010299, Issue 2  
192  
 复制成功!