欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第33页浏览型号PM5363-BI的Datasheet PDF文件第34页浏览型号PM5363-BI的Datasheet PDF文件第35页浏览型号PM5363-BI的Datasheet PDF文件第36页浏览型号PM5363-BI的Datasheet PDF文件第38页浏览型号PM5363-BI的Datasheet PDF文件第39页浏览型号PM5363-BI的Datasheet PDF文件第40页浏览型号PM5363-BI的Datasheet PDF文件第41页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
and counts REI indications. The TUPP+622 also allows insertion of tributary path  
AIS as a consequence of any of the above alarm conditions. In addition, the  
TUPP+622 may insert tributary idle (unequipped) into any tributary. Incoming  
tributary path trace messages and path signal labels are stored in a set of  
microprocessor accessible registers. The TUPP+622 can also insert inverted  
new data flag fields that can be used to diagnose downstream pointer processing  
elements.  
No auxiliary high speed clocks are required as the TUPP+622 operates from  
either a single 19.44 MHz or a single 77.76 MHz line rate clock. The TUPP+622  
is configured, controlled and monitored via a generic 8-bit microprocessor bus  
interface.  
The TUPP+622 is implemented in low power, +2.5 Volt Core and +3.3 Volt I/O,  
CMOS technology. It has TTL compatible inputs and outputs and is packaged in a  
304 pin SBGA package.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
14  
 复制成功!