PM5363 TUPP+622
TUPP+622
DATASHEET
PMC-1981421
ISSUE 4
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S
INTERFACES
Register 101H, 201H, 301H: RTOP, TU3 or TU #1 in TUG2 #1, Configuration
and Alarm Status
Bit
Type
Function
Default
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
R/W
R/W
R/W
R
R
R
RDIZ7EN
TUPTE
PDIVEN
PSLUV
PSLMV
0
0
0
X
X
X
X
X
ERDIV[2]
ERDIV[1]/RFIV
ERDIV[0]/RDIV
R
R
In TU3 mode, this register reports the alarm status of the TU3 mapped into a
TUG3. Out of TU3 mode, this register reports alarm status and configures TU #1
in TUG2 #1.
RDIV:
The RDIV bit indicates the remote defect indication status of tributary TU #1 in
TUG2 #1 or the TU3 mapped in a TUG3 when RDIZ7EN is low. Out of TU3
mode, RDIV is set high when the RDI bit in the V5 byte is set high for five or
ten consecutive multiframes as determined by the RDI10 bit in the RTOP and
RTTB Configuration registers (addresses 0CH, 0DH, and 0EH). RDIV is set
low when the RDI bit is set low for five or ten consecutive multiframes as
determined by the RDI10 bit.
In TU3 mode, RDIV is set high when the RDI bit in the G1 byte is set high for
five or ten consecutive frames as determined by the RDI10 bit. RDIV is set
low when the RDI bit is set low for five or ten consecutive frames as
determined by the RDI10 bit.
RFIV:
The RFIV bit indicates the remote failure indication status of tributary TU #1 in
TUG2 #1 when RDIZ7EN is set low. RFIV is set high when the RFI bit in the
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
208
PMC [ PMC-SIERRA, INC ]
