欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4351-RI 参数 Datasheet PDF下载

PM4351-RI图片预览
型号: PM4351-RI
PDF下载: 下载PDF文件 查看货源
内容描述: 联合E1 / T1收发器 [COMBINED E1/T1 TRANSCEIVER]
分类和应用: 数字传输控制器电信集成电路电信电路PC
文件页数/大小: 485 页 / 3011 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4351-RI的Datasheet PDF文件第121页浏览型号PM4351-RI的Datasheet PDF文件第122页浏览型号PM4351-RI的Datasheet PDF文件第123页浏览型号PM4351-RI的Datasheet PDF文件第124页浏览型号PM4351-RI的Datasheet PDF文件第126页浏览型号PM4351-RI的Datasheet PDF文件第127页浏览型号PM4351-RI的Datasheet PDF文件第128页浏览型号PM4351-RI的Datasheet PDF文件第129页  
STANDARD PRODUCT  
PM4351 COMET  
DATA SHEET  
PMC-1970624  
ISSUE 10  
COMBINED E1/T1 TRANSCEIVER  
enable for the data bus. While the DBCTRL bit is set, holding the CSB pin  
high causes the COMET to drive the data bus and holding the CSB pin low  
tri-states the data bus. The DBCTRL bit overrides the HIZDATA bit. The  
DBCTRL bit only has effect when the IOTST or PMCTST bit is set to logic 1.  
The DBCTRL bit is used to measure the drive capability of the data bus driver  
pads.  
IOTST:  
The IOTST bit is used to allow normal microprocessor access to the test  
registers and control the test mode in each block in the COMET for board  
level testing. When IOTST is a logic 1, all blocks are held in test mode and  
the microprocessor may write to a block's test mode 0 registers to manipulate  
the outputs of the block and consequently the device outputs (refer to the  
"Test Mode 0 Details" in the "Test Features" section).  
HIZIO, HIZDATA:  
The HIZIO and HIZDATA bits control the tri-state modes of the COMET .  
While the HIZIO bit is a logic 1, all output pins of the COMET except the data  
bus are held in a high-impedance state. The microprocessor interface is still  
active. While the HIZDATA bit is a logic 1, the data bus is also held in a high-  
impedance state which inhibits microprocessor read cycles.  
PROPRIETARY AND CONFIDENTIAL  
101  
 复制成功!