欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM4328-PI 参数 Datasheet PDF下载

PM4328-PI图片预览
型号: PM4328-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 高密度T1 / E1成帧器,集成M13多路复用器 [HIGH DENSITY T1/E1 FRAMER WITH INTEGRATED M13 MULTIPLEXER]
分类和应用: 复用器数字传输控制器电信集成电路电信电路异步传输模式ATM
文件页数/大小: 250 页 / 1399 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM4328-PI的Datasheet PDF文件第214页浏览型号PM4328-PI的Datasheet PDF文件第215页浏览型号PM4328-PI的Datasheet PDF文件第216页浏览型号PM4328-PI的Datasheet PDF文件第217页浏览型号PM4328-PI的Datasheet PDF文件第219页浏览型号PM4328-PI的Datasheet PDF文件第220页浏览型号PM4328-PI的Datasheet PDF文件第221页浏览型号PM4328-PI的Datasheet PDF文件第222页  
STANDARD PRODUCT  
PM4328 TECT3  
DATASHEET  
PMC-2011596  
ISSUE 1  
HIGH DENSITY T1/E1 FRAMER  
AND M13 MULTIPLEXER  
Figure 80: Microprocessor Interface Write Timing  
A[9:0]  
Valid Address  
tS  
tH  
ALW  
ALW  
tV  
L
tS  
tH  
LW  
LW  
ALE  
(CSB+WRB)  
D[7:0]  
tS  
tV  
tS  
tH  
AW  
AW  
WR  
tH  
DW  
DW  
Valid Data  
Notes on Microprocessor Interface Write Timing:  
1. A valid write cycle is defined as a logical OR of the CSB and the WRB  
signals.  
2. In non-multiplexed address/data bus architectures, ALE should be held high  
so parameters tSALW, tHALW, tVL, tSLW and tHLW are not applicable.  
3. Parameter tHAW is not applicable if address latching is used.  
4. When a set-up time is specified between an input and a clock, the set-up  
time is the time in nanoseconds from the 1.4 Volt point of the input to the 1.4  
Volt point of the clock.  
5. When a hold time is specified between an input and a clock, the hold time is  
the time in nanoseconds from the 1.4 Volt point of the input to the 1.4 Volt  
point of the clock.  
PROPRIETARY AND CONFIDENTIAL  
205