欢迎访问ic37.com |
会员登录 免费注册
发布采购

PEX8532-BB25BI 参数 Datasheet PDF下载

PEX8532-BB25BI图片预览
型号: PEX8532-BB25BI
PDF下载: 下载PDF文件 查看货源
内容描述: [PCI Bus Controller, CMOS, PBGA680, 35 X 35 MM, 2.23 MM HEIGHT, 1 MM PITCH, BGA-680]
分类和应用: 时钟数据传输PC外围集成电路
文件页数/大小: 512 页 / 4374 K
品牌: PLX [ PLX TECHNOLOGY ]
 浏览型号PEX8532-BB25BI的Datasheet PDF文件第1页浏览型号PEX8532-BB25BI的Datasheet PDF文件第2页浏览型号PEX8532-BB25BI的Datasheet PDF文件第4页浏览型号PEX8532-BB25BI的Datasheet PDF文件第5页浏览型号PEX8532-BB25BI的Datasheet PDF文件第6页浏览型号PEX8532-BB25BI的Datasheet PDF文件第7页浏览型号PEX8532-BB25BI的Datasheet PDF文件第8页浏览型号PEX8532-BB25BI的Datasheet PDF文件第9页  
February, 2007
Revision History
Revision History
Version
Date
Description of Changes
Production Release, Silicon Revisions AA and BA.
Includes JTAG, power, and ordering information for Silicon Revision AA.
All information pertains to AA and BA devices, unless indicated otherwise
as PEX 8532AA or PEX 8532BA.
Chapter 9, “Hot Plug”: Removed watermark, and changed “8516” to “8532” in text.
1.2
February, 2006
Production Release, Silicon Revision BB, and updates to AA and BA
Changed EHBGA to Plastic BGA / PBGA
Corrected signal type listed for PEX_REFCLKn/p
Revised SerDes-related content to more specifically reference related lanes,
ports, and stations
Removed plural references to
upstream ports
Removed references to Promiscuous mode.
Section 8.2.2, “Port-to-Station
– Corrected to indicate correct
combined port width for a single station
Section 12.1.2.2, “Intelligent
– Changed “1 ms”
to “1 µs” in second paragraph
Register 11-8, offset
– Corrected cross-reference to indicate the
bit
Register 11-49, offset
– Corrected value of 1 to indicate > 8
Corrected Table 17-1 title to indicate field value of 10b
Table A-1, “Serial EEPROM Memory Map”– Corrected addresses for Link Port
offsets DF4h and DF8h, and Virtual Port offsets DE0h through FDCh
Table A-1, “Serial EEPROM Memory Map”– Marked B80h - B88h, B98h, and
B9Ch as
Reserved,
and hyperlinked all register names in the “Register Name”
column to the register names in their respective chapters
Miscellaneous changes for readability
1.0
October, 2005
1.1
October, 2005
1.3
June, 2006
Figure 3-1 – Clarified view as “See-Through Top View”
Table 3-8 – Removed Hot Plug balls from N/C listing (J34, K34, L34, M34, N34,
P34, R34, T34, U34, V34, W34, Y34, AA34, AB34, AC34, AD34, AE34, AF34)
Section 5.1.3.1 – Changed “upstream and downstream stations” to “upstream and
downstream ports
Section 5.2.5, “Reset and Clock Initialization Timing” – Created new heading,
to include table and figure
Table 8-1 – Moved to “RAM and Queue Size” section
Figure 9-3 – Corrected HP_PERST# signal to be high
Chapter 11, register offset 1D0h – Changed “Reserved” reference
Section 12.4 – Changed “upstream port” reference to “downstream ports”
Chapters 15 and 16 – Changed “corresponding port” references to appropriate
NT Port interface
Section 17.1.7 – Removed reference to reserved registers for Station 1
Tables 17-3, 17-4, and 17-5 – Merged JTAG IDCODE content into a single table,
Table 17-3
Appendix B – Updated Product Ordering table
Miscellaneous changes for readability
Miscellaneous changes, corrections, and enhancements throughout the data book.
Rewrote Chapter 18, “Electrical Specifications.”
Updated RDK ordering information in Appendix B, “General Information.”
Production Release, Silicon Revision BC.
Miscellaneous changes, corrections, and enhancements throughout the data book.
Moved Table A-2 content into Table A-1.
1.4
1.5
August, 2006
January, 2007
1.6
February, 2007
iii