欢迎访问ic37.com |
会员登录 免费注册
发布采购

TDA4856 参数 Datasheet PDF下载

TDA4856图片预览
型号: TDA4856
PDF下载: 下载PDF文件 查看货源
内容描述: I2C总线自动同步偏转控制器的PC显示器 [I2C-bus autosync deflection controller for PC monitors]
分类和应用: 显示器控制器PC
文件页数/大小: 56 页 / 983 K
品牌: NXP [ NXP ]
 浏览型号TDA4856的Datasheet PDF文件第12页浏览型号TDA4856的Datasheet PDF文件第13页浏览型号TDA4856的Datasheet PDF文件第14页浏览型号TDA4856的Datasheet PDF文件第15页浏览型号TDA4856的Datasheet PDF文件第17页浏览型号TDA4856的Datasheet PDF文件第18页浏览型号TDA4856的Datasheet PDF文件第19页浏览型号TDA4856的Datasheet PDF文件第20页  
Philips Semiconductors  
Product specification  
I2C-bus autosync deflection controller for  
PC monitors  
TDA4856  
SYMBOL  
PARAMETER  
CONDITIONS  
MIN.  
TYP.  
MAX.  
UNIT  
Automatic polarity correction for vertical sync  
tW(VSYNC)(max)  
td(VPOL)  
maximum width of vertical  
sync pulse  
400  
µs  
delay for changing polarity  
0.45  
1.8  
ms  
Video clamping/vertical blanking output: pin CLBL  
tclamp(CLBL) width of video clamping pulse measured at VCLBL = 3 V 0.6  
Vclamp(CLBL)  
0.7  
0.8  
µs  
top voltage level of video  
clamping pulse  
4.32  
4.75  
5.23  
V
TCclamp  
temperature coefficient of  
Vclamp(CLBL)  
4
mV/K  
ns/V  
ns  
STPSclamp  
td(HSYNCt-CLBL)  
steepness of slopes for  
clamping pulse  
RL = 1 M; CL = 20 pF  
50  
130  
delay between trailing edge of clamping pulse triggered  
horizontal sync and start of  
video clamping pulse  
on trailing edge of  
horizontal sync;  
control bit CLAMP = 0;  
measured at VCLBL = 3 V  
tclamp1(max)  
maximum duration of video  
clamping pulse referenced to  
end of horizontal sync  
1.0  
µs  
ns  
µs  
V
td(HSYNCl-CLBL)  
delay between leading edge of clamping pulse triggered  
300  
horizontal sync and start of  
video clamping pulse  
on leading edge of  
horizontal sync;  
control bit CLAMP = 1;  
measured at VCLBL = 3 V  
tclamp2(max)  
maximum duration of video  
clamping pulse referenced to  
end of horizontal sync  
0.15  
2.1  
Vblank(CLBL)  
tblank(CLBL)  
top voltage level of vertical  
blanking pulse  
notes 1 and 2  
1.7  
1.9  
width of vertical blanking pulse control bit VBLK = 0  
220  
305  
260  
350  
2
300  
395  
µs  
at pins CLBL and HUNLOCK  
control bit VBLK = 1  
µs  
TCblank  
temperature coefficient of  
Vblank(CLBL)  
mV/K  
Vscan(CLBL)  
TCscan  
output voltage during vertical  
scan  
ICLBL = 0  
0.59  
0.63  
0.67  
V
temperature coefficient of  
Vscan(CLBL)  
2  
mV/K  
Isink(CLBL)  
IL(CLBL)  
internal sink current  
external load current  
2.4  
mA  
mA  
3.0  
1999 Jul 13  
16  
 复制成功!