欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC2220FBD144 参数 Datasheet PDF下载

LPC2220FBD144图片预览
型号: LPC2220FBD144
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 32位ARM微控制器;无毛边,64 KB ,10位ADC和外部存储器接口 [16/32-bit ARM microcontrollers; flashless with 64 kB, with 10-bit ADC and external memory interface]
分类和应用: 存储微控制器
文件页数/大小: 49 页 / 243 K
品牌: PHILIPS [ NXP SEMICONDUCTORS ]
 浏览型号LPC2220FBD144的Datasheet PDF文件第6页浏览型号LPC2220FBD144的Datasheet PDF文件第7页浏览型号LPC2220FBD144的Datasheet PDF文件第8页浏览型号LPC2220FBD144的Datasheet PDF文件第9页浏览型号LPC2220FBD144的Datasheet PDF文件第11页浏览型号LPC2220FBD144的Datasheet PDF文件第12页浏览型号LPC2220FBD144的Datasheet PDF文件第13页浏览型号LPC2220FBD144的Datasheet PDF文件第14页  
Philips Semiconductors
LPC2210/2220
16/32-bit ARM microcontrollers with external memory interface
Table 4:
Symbol
Pin description
…continued
Pin (LQFP)
52
Pin (TFBGA) Type
N6
I/O
Description
RTCK —
Returned Test Clock output. Extra signal added to
the JTAG port. Assists debugger synchronization when
processor frequency varies. Bidirectional pin with internal
pull-up.
Note: LOW on this pin while RESET is LOW, enables pins
P1[31:26] to operate as Debug port after reset.
P1.26/RTCK
P1.27/TDO
P1.28/TDI
P1.29/TCK
P1.30/TMS
P1.31/TRST
P2.0 to P2.31
144
140
126
113
43
B2
A3
A7
D10
M4
O
I
I
I
I
I/O
TDO —
Test Data out for JTAG interface.
TDI —
Test Data in for JTAG interface.
TCK —
Test Clock for JTAG interface.
TMS —
Test Mode Select for JTAG interface.
TRST —
Test Reset for JTAG interface.
Port 2 —
Port 2 is a 32-bit bidirectional I/O port with individual
direction controls for each bit. The operation of port 2 pins
depends upon the pin function selected via the Pin Connect
Block.
D0 —
External memory data line 0.
D1 —
External memory data line 1.
D2 —
External memory data line 2.
D3 —
External memory data line 3.
D4 —
External memory data line 4.
D5 —
External memory data line 5.
D6 —
External memory data line 6.
D7 —
External memory data line 7.
D8 —
External memory data line 8.
D9 —
External memory data line 9.
D10 —
External memory data line 10.
D11 —
External memory data line 11.
D12 —
External memory data line 12.
D13 —
External memory data line 13.
D14 —
External memory data line 14.
D15 —
External memory data line 15.
D16 —
External memory data line 16.
D17 —
External memory data line 17.
D18 —
External memory data line 18.
D19 —
External memory data line 19.
D20 —
External memory data line 20.
D21 —
External memory data line 21.
D22 —
External memory data line 22.
D23 —
External memory data line 23.
D24 —
External memory data line 24.
D25 —
External memory data line 25.
P2.0/D0
P2.1/D1
P2.2/D2
P2.3/D3
P2.4/D4
P2.5/D5
P2.6/D6
P2.7/D7
P2.8/D8
P2.9/D9
P2.10/D10
P2.11/D11
P2.12/D12
P2.13/D13
P2.14/D14
P2.15/D15
P2.16/D16
P2.17/D17
P2.18/D18
P2.19/D19
P2.20/D20
P2.21/D21
P2.22/D22
P2.23/D23
P2.24/D24
P2.25/D25
98
105
106
108
109
114
115
116
117
118
120
124
125
127
129
130
131
132
133
134
136
137
1
10
11
12
E12
C12
C11
B12
A13
C10
B10
A10
D9
C9
A9
A8
B7
C7
A6
B6
C6
D6
A5
B5
D5
A4
A1
E3
E2
E1
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
9397 750 14061
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Product data sheet
Rev. 02— 30 May 2005
10 of 49