NXP Semiconductors
HEF4051B-Q100
8-channel analog multiplexer/demultiplexer
Yn
V
DD
V
DD
Z
V
EE
001aac281
Fig 2.
Schematic diagram (one switch)
11
10
9
1
X
3
EN
0
7
13
S1
S2
S3
11
10
9
14
15
12
1
5
2
E
6
3
Z
001aac278
Y0
6
Y1
Y2
Y3
Y4
Y5
Y6
Y7
3
MUX/DMUX
0
1
2
3
4
5
6
7
001aac279
13
14
15
12
1
5
2
4
4
Fig 3. Logic symbol
Fig 4. IEC logic symbol
HEF4051B_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 12 July 2012
3 of 21