欢迎访问ic37.com |
会员登录 免费注册
发布采购

74LVC08APW-Q100,11 参数 Datasheet PDF下载

74LVC08APW-Q100,11图片预览
型号: 74LVC08APW-Q100,11
PDF下载: 下载PDF文件 查看货源
内容描述: [74LVC08A-Q100 - Quad 2-input AND gate TSSOP 14-Pin]
分类和应用: 光电二极管逻辑集成电路
文件页数/大小: 12 页 / 111 K
品牌: PHILIPS [ NXP SEMICONDUCTORS ]
 浏览型号74LVC08APW-Q100,11的Datasheet PDF文件第2页浏览型号74LVC08APW-Q100,11的Datasheet PDF文件第3页浏览型号74LVC08APW-Q100,11的Datasheet PDF文件第4页浏览型号74LVC08APW-Q100,11的Datasheet PDF文件第5页浏览型号74LVC08APW-Q100,11的Datasheet PDF文件第6页浏览型号74LVC08APW-Q100,11的Datasheet PDF文件第7页浏览型号74LVC08APW-Q100,11的Datasheet PDF文件第8页浏览型号74LVC08APW-Q100,11的Datasheet PDF文件第9页  
74LV08-Q100
Quad 2-input AND gate
Rev. 1 — 31 July 2012
Product data sheet
1. General description
The 74LV08-Q100 is a low-voltage Si-gate CMOS device that is pin and function
compatible with 74HC08-Q100 and 74HCT08-Q100.
The 74LV08-Q100 provides a quad 2-input AND function.
This product has been qualified to the Automotive Electronics Council (AEC) standard
Q100 (Grade 1) and is suitable for use in automotive applications.
2. Features and benefits
Automotive product qualification in accordance with AEC-Q100 (Grade 1)
Specified from
40 C
to +85
C
and from
40 C
to +125
C
Wide operating voltage: 1.0 V to 5.5 V
Optimized for low voltage applications: 1.0 V to 3.6 V
Accepts TTL input levels between V
CC
= 2.7 V and V
CC
= 3.6 V
Typical output ground bounce < 0.8 V at V
CC
= 3.3 V and T
amb
= 25
C
Typical HIGH-level output voltage (V
OH
) undershoot: > 2 V at V
CC
= 3.3 V and
T
amb
= 25
C
ESD protection:
MIL-STD-883, method 3015 exceeds 2000 V
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0
)
Multiple package options
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74LV08D-Q100
74LV08PW-Q100
40 C
to +125
C
40 C
to +125
C
Name
SO14
TSSOP14
Description
plastic small outline package; 14 leads;
body width 3.9 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
Version
SOT108-1
SOT402-1
Type number