74HC373-Q100; 74HCT373-Q100
NXP Semiconductors
Octal D-type transparent latch; 3-state
3. Ordering information
Table 1.
Ordering information
Type number
Package
Temperature range Name
Description
Version
74HC373D-Q100
74HCT373D-Q100
40 C to +125 C
SO20
plastic small outline package; 20 leads;
body width 7.5 mm
SOT163-1
74HC373PW-Q100 40 C to +125 C
TSSOP20
plastic thin shrink small outline package; 20 leads;
body width 4.4 mm
SOT360-1
74HCT373PW-Q100
74HC373BQ-Q100
74HCT373BQ-Q100
40 C to +125 C
DHVQFN20 plastic dual in-line compatible thermal enhanced very SOT764-1
thin quad flat package; no leads; 20 terminals;
body 2.5 4.5 0.85 mm
4. Functional diagram
D0
D1
D2
D3
D4
D5
D6
D7
Q0
2
3
Q1
5
4
7
Q2
6
Q3
8
9
LATCH
1 TO 8
3-STATE
OUTPUTS
Q4
Q5
Q6
Q7
13
14
17
18
12
15
16
19
LE
11
1
OE
001aae050
Fig 1. Functional diagram
1
OE
EN
C1
11
LE
11
3
2
1D
D0
Q0
LE
3
4
2
D0
D1
D2
D3
D4
D5
D6
D7
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
4
7
8
5
6
9
D1
D2
D3
Q1
Q2
Q3
5
7
6
8
9
13
14
17
18
12
15
16
19
13
14
17
18
12
15
16
19
D4
D5
D6
D7
Q4
Q5
Q6
Q7
OE
1
001aae048
001aae049
Fig 2. Logic symbol
Fig 3. IEC logic symbol
74HC_HCT373_Q100
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 1 — 10 August 2012
2 of 24
NXP [ NXP ]
