欢迎访问ic37.com |
会员登录 免费注册
发布采购

3342-05 参数 Datasheet PDF下载

3342-05图片预览
型号: 3342-05
PDF下载: 下载PDF文件 查看货源
内容描述: 2.7 GHz的整数N分频PLL与现场可编程EEPROM功能 [2.7 GHz Integer-N PLL with Field-Programmable EEPROM Features]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 17 页 / 277 K
品牌: PSEMI [ Peregrine Semiconductor ]
 浏览型号3342-05的Datasheet PDF文件第5页浏览型号3342-05的Datasheet PDF文件第6页浏览型号3342-05的Datasheet PDF文件第7页浏览型号3342-05的Datasheet PDF文件第8页浏览型号3342-05的Datasheet PDF文件第10页浏览型号3342-05的Datasheet PDF文件第11页浏览型号3342-05的Datasheet PDF文件第12页浏览型号3342-05的Datasheet PDF文件第13页  
PE3342  
Product Specification  
Enhancement Register  
The Enhancement Register is buffered to prevent  
inadvertent control changes during serial loading.  
Data that has been loaded into the register is cap-  
tured in the buffer and made available to the PLL  
on the falling edge of E_WR.  
A separate control line is provided to enable and  
disable the Enhancement mode. Functions are  
enabled by taking the ENH control line LOW.  
Note: The enhancement register bit values are  
unknown during power up. To avoid enabling the  
enhancement mode during power up, set the Enh  
pin high (“1”) until the enhancement register bit  
values are programmed to a known state.  
The Enhancement Register is a buffered serial  
shift register, loaded from the Serial Data Port. It  
activates special test and operating modes in the  
PLL. The bit assignments for these modes are  
shown in Table 11.  
The functions of these Enhancement Register bits  
are shown in Table 12. A function becomes active  
when its corresponding bit is set HIGH. Note that  
bits 1, 2, 5, and 6 direct various data to the Dout  
pin, and for valid operation no more than one  
should be set HIGH simultaneously .  
Table 11. Enhancement Register Bit Assignments  
Power  
down  
Counter  
load  
MSEL  
output  
EE Register  
Output  
fc output  
Reserved  
fp output  
Reserved  
B0  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
Table 12. Enhancement Register Functions  
Bit Function  
Description  
Bit 0  
Bit 1  
Reserved  
Program to 0  
EE Register Output  
Allows the contents of the EE Register to be serially shifted out Dout, LSB (B0) first.  
Data is shifted on rising edge of Clock.  
Bit 2  
Bit 3  
Bit 4  
Bit 5  
Bit 6  
Bit 7  
fp output  
Power down  
Counter load  
MSEL output  
fc output  
Provides the M counter output at Dout.  
Powers down all functions except programming interface.  
Immediate and continuous load of counter programming.  
Provides the internal dual modulus prescaler modulus select (MSEL) at Dout.  
Provides the R counter output at Dout.  
Reserved  
Program to 0  
Document No. 70-0091-03 www.psemi.com  
©2005 Peregrine Semiconductor Corp. All rights reserved.  
Page 9 of 17  
 复制成功!