MC74HC4046A
[Phase Comparator Section]
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)
Guaranteed Limit
– 55 to
V
Volts
CC
25 C
≤ 85°C
Symbol
Parameter
Test Conditions
≤ 125°C
Unit
V
IH
Minimum High–Level Input
Voltage DC Coupled
V
= 0.1 V or V
– 0.1 V
2.0
4.5
6.0
1.5
3.15
4.2
1.5
3.15
4.2
1.5
3.15
4.2
V
out
|I | ≤ 20 µA
CC
out
SIG , COMP
IN
IN
V
Maximum Low–Level Input
Voltage DC Coupled
V
= 0.1 V or V
– 0.1 V
2.0
4.5
6.0
0.5
1.35
1.8
0.5
1.35
1.8
0.5
1.35
1.8
V
V
IL
out
|I | ≤ 20 µA
CC
out
SIG , COMP
IN
IN
V
OH
Minimum High–Level
Output Voltage
V
in
= V or V
2.0
4.5
6.0
1.9
4.4
5.9
1.9
4.4
5.9
1.9
4.4
5.9
IH
IL
IL
|I | ≤ 20 µA
out
PCP
, PCn
OUT
OUT
V
= V or V
IH
in
|I | ≤ 4.0 mA
4.5
6.0
3.98
5.48
3.84
5.34
3.7
5.2
out
|I | ≤ 5.2 mA
out
(continued)
[Phase Comparator Section]
DC ELECTRICAL CHARACTERISTICS – continued (Voltages Referenced to GND)
Guaranteed Limit
V
Volts
– 55 to
25 C
CC
≤ 85°C
Symbol
Parameter
Test Conditions
= 0.1 V or V – 0.1 V
≤ 125°C
Unit
V
OL
Maximum Low–Level
Output Voltage Qa–Qh
V
2.0
4.5
6.0
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
0.1
V
out
|I | ≤ 20 µA
CC
out
PCP
, PCn
OUT
OUT
V
= V or V
IH
in
IL
|I | ≤ 4.0 mA
4.5
6.0
0.26
0.26
0.33
0.33
0.4
0.4
out
|I | ≤ 5.2 mA
out
2.0
I
in
Maximum Input Leakage Cur-
rent
V
in
= V or GND
CC
± 3.0
± 7.0
± 18.0
± 30.0
± 4.0
± 9.0
± 23.0
± 38.0
± 5.0
± 11.0
± 27.0
± 45.0
µA
3.0
4.5
6.0
SIG , COMP
IN
IN
I
Maximum Three–State
Leakage Current
Output in High–Impedance State
6.0
± 0.5
± 5.0
± 10
µA
µA
OZ
V
= V or V
in
IH
= V
IL
or GND
PC2
V
out
OUT
CC
or GND
I
Maximum Quiescent Supply
Current (per Package)
(VCO disabled)
V
in
= V
6.0
4.0
40
160
CC
CC
|I | = 0 µA
out
Pins 3, 5 and 14 at V
CC
Pin 9 at GND; Input Leakage
at
Pins 3 and 14 to be excluded
NOTE: Information on typical parametric values can be found in Chapter 2 of the ON Semiconductor High–Speed CMOS Data Book
(DL129/D).
[Phase Comparator Section]
AC ELECTRICAL CHARACTERISTICS (C = 50 pF, Input t = t = 6.0 ns)
L
r
f
Guaranteed Limit
V
Volts
CC
Symbol
Parameter
– 55 to 25 C
≤ 85°C
≤ 125°C
Unit
t
t
,
Maximum Propagation Delay, SIG /COMP to PC1
(Figure 1)
2.0
4.5
6.0
175
35
30
220
44
37
265
53
45
ns
PLH
IN IN
OUT
PHL
t
t
,
Maximum Propagation Delay, SIG /COMP to PCP
IN IN
(Figure 1)
2.0
4.5
6.0
340
68
58
425
85
72
510
102
87
ns
PLH
OUT
PHL
http://onsemi.com
3
ONSEMI [ ONSEMI ]
