74HC138
A0
A1
A2
1
2
3
15
Y0
14
Y1
13
Y2
12
Y3
11
Y4
10
Y5
9
Y6
7
Y7
A0
A1
A2
CS2
CS3
CS1
Y7
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
Y0
Y1
Y2
Y3
Y4
Y5
Y6
ADDRESS
INPUTS
ACTIVE−LOW
OUTPUTS
Figure 1. Pin Assignment
CHIP−
SELECT
INPUTS
CS1
CS2
CS3
6
4
5
PIN 16 = V
CC
PIN 8 = GND
Figure 2. Logic Diagram
FUNCTION TABLE
Inputs
X
X
L
H
H
H
H
H
H
H
H
X
H
X
L
L
L
L
L
L
L
L
H
X
X
L
L
L
L
L
L
L
L
X
X
X
L
L
L
L
H
H
H
H
X
X
X
L
L
H
H
L
L
H
H
X
X
X
L
H
L
H
L
H
L
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
Outputs
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
H
H
H
H
H
H
H
H
H
H
H
L
CS1CS2 CS3 A2 A1 A0 Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
H = high level (steady state); L = low level (steady state); X = don’t care
ORDERING INFORMATION
Device
74HC138DR2G
74HC138DTR2G
Package
SOIC−16
(Pb−Free)
TSSOP−16*
Shipping
†
2500 / Tape & Reel
2500 / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently Pb−Free.
http://onsemi.com
2
ONSEMI [ ON SEMICONDUCTOR ]
