PEDL87V21071-01
OKI Semiconductor
ML87V21071
2.6.2 Test Mode Setting
SUB_ADDRESS = 70h (W/R): Test mode setting
DATA_BIT
BIT7
BIT6
BIT5
BIT4
4
BIT3
3
BIT2
2
BIT1
1
BIT0
0
TST
TST
TST
Register name
7
6
5
SUB_ADDRESS = 71h (W/R): Test mode setting
DATA_BIT
BIT7
BIT6
BIT5
BIT4
12
BIT3
11
BIT2
10
BIT1
9
BIT0
8
Register name
15
14
13
SUB_ADDRESS = 7Ah (W/R): Test mode setting
DATA_BIT
BIT7
BIT6
BIT5
BIT4
4
BIT3
3
BIT2
2
BIT1
1
BIT0
0
Register name
7
6
5
TST [7:0]
Initial value: 0000_0000; Setting range: 0000_0000 to 1111_1111
TST [15:8] Initial value: 0000_0000; Setting range: 0000_0000 to 1111_1111
TST [23:16] Initial value: 0000_0000; Setting range: 0000_0000 to 1111_1111
Sets test mode:
Normally fixed to 0000_0000.
115/123