欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC2214FBD144/00 参数 Datasheet PDF下载

LPC2214FBD144/00图片预览
型号: LPC2214FBD144/00
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 32位ARM微控制器; 128/256 KB ISP / IAP闪存与10位ADC和外部存储器接口 [16/32-bit ARM microcontrollers; 128/256 kB ISP/IAP flash with 10-bit ADC and external memory interface]
分类和应用: 闪存存储微控制器
文件页数/大小: 45 页 / 197 K
品牌: NXP [ NXP ]
 浏览型号LPC2214FBD144/00的Datasheet PDF文件第25页浏览型号LPC2214FBD144/00的Datasheet PDF文件第26页浏览型号LPC2214FBD144/00的Datasheet PDF文件第27页浏览型号LPC2214FBD144/00的Datasheet PDF文件第28页浏览型号LPC2214FBD144/00的Datasheet PDF文件第30页浏览型号LPC2214FBD144/00的Datasheet PDF文件第31页浏览型号LPC2214FBD144/00的Datasheet PDF文件第32页浏览型号LPC2214FBD144/00的Datasheet PDF文件第33页  
LPC2212/2214  
NXP Semiconductors  
16/32-bit ARM microcontrollers  
Table 7.  
ADC static characteristics  
VDDA = 2.5 V to 3.6 V unless otherwise specified; Tamb = 40 °C to +85 °C unless otherwise specified. ADC frequency  
4.5 MHz.  
Symbol  
VIA  
Parameter  
Conditions  
Min  
Typ  
Max  
VDDA  
1
Unit  
V
analog input voltage  
0
-
-
-
Cia  
analog input  
capacitance  
pF  
[1][2][3]  
ED  
differential linearity  
error  
-
-
±1  
LSB  
[1][4]  
[1][5]  
[1][6]  
[1][7]  
EL(adj)  
EO  
integral non-linearity  
offset error  
-
-
-
-
-
-
-
-
±2  
LSB  
LSB  
%
±3  
EG  
gain error  
±0.5  
±4  
ET  
absolute error  
LSB  
[1] Conditions: VSSA = 0 V, VDDA = 3.3 V.  
[2] The ADC is monotonic, there are no missing codes.  
[3] The differential linearity error (ED) is the difference between the actual step width and the ideal step width. See Figure 4.  
[4] The integral non-linearity (EL(adj)) is the peak difference between the center of the steps of the actual and the ideal transfer curve after  
appropriate adjustment of gain and offset errors. See Figure 4.  
[5] The offset error (EO) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the  
ideal curve. See Figure 4.  
[6] The gain error (EG) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset  
error, and the straight line which fits the ideal transfer curve. See Figure 4.  
[7] The absolute voltage error (ET) is the maximum difference between the center of the steps of the actual transfer curve of the  
non-calibrated ADC and the ideal transfer curve. See Figure 4.  
LPC2212_2214_4  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 04 — 3 January 2008  
29 of 45  
 复制成功!