欢迎访问ic37.com |
会员登录 免费注册
发布采购

M58LT128HSB8ZA6E 参数 Datasheet PDF下载

M58LT128HSB8ZA6E图片预览
型号: M58LT128HSB8ZA6E
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位(8 MB 】 16 ,多银行,多接口,突发) 1.8 V电源供电,安全闪存 [128 Mbit (8 Mb 】16, multiple bank, multilevel interface, burst) 1.8 V supply, secure Flash memories]
分类和应用: 闪存存储内存集成电路
文件页数/大小: 110 页 / 2025 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第60页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第61页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第62页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第63页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第65页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第66页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第67页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第68页  
DC and AC parameters  
Figure 14. Clock input AC waveform  
M58LT128HST, M58LT128HSB  
tKHKL  
tKHKH  
tr  
tf  
tKLKH  
AI06981  
(1) (2)  
Table 23. Synchronous Read AC characteristics  
M58LT128HST/B  
Symbol  
Alt  
Parameter  
Unit  
85  
tAVKH  
tELKH  
tAVCLKH  
tELCLKH  
Address Valid to Clock High  
Min  
Min  
9
9
ns  
ns  
Chip Enable Low to Clock High  
Chip Enable Pulse Width  
(subsequent synchronous reads)  
tEHEL  
Min  
20  
ns  
tEHTZ  
tKHAX  
tKHQV  
tKHTV  
tKHQX  
tKHTX  
tLLKH  
tKHKH  
tKHKL  
tKLKH  
Chip Enable High to Wait Hi-Z  
Clock High to Address Transition  
Max  
Min  
17  
10  
ns  
ns  
tCLKHAX  
tCLKHQV  
Clock High to Output Valid  
Clock High to WAIT Valid  
Max  
Min  
17  
3
ns  
ns  
Clock High to Output Transition  
Clock High to WAIT Transition  
tCLKHQX  
tADVLCLKH Latch Enable Low to Clock High  
Min  
Min  
9
ns  
ns  
tCLK  
Clock Period (f=52 MHz)  
19  
Clock High to Clock Low  
Clock Low to Clock High  
Min  
6
2
ns  
ns  
tf  
Clock Fall or Rise Time  
Max  
tr  
1. Sampled only, not 100% tested.  
2. For other timings please refer to Table 22: Asynchronous Read AC characteristics.  
64/110  
 复制成功!