欢迎访问ic37.com |
会员登录 免费注册
发布采购

M58LT128HSB8ZA6E 参数 Datasheet PDF下载

M58LT128HSB8ZA6E图片预览
型号: M58LT128HSB8ZA6E
PDF下载: 下载PDF文件 查看货源
内容描述: 128兆位(8 MB 】 16 ,多银行,多接口,突发) 1.8 V电源供电,安全闪存 [128 Mbit (8 Mb 】16, multiple bank, multilevel interface, burst) 1.8 V supply, secure Flash memories]
分类和应用: 闪存存储内存集成电路
文件页数/大小: 110 页 / 2025 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第56页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第57页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第58页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第59页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第61页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第62页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第63页浏览型号M58LT128HSB8ZA6E的Datasheet PDF文件第64页  
DC and AC parameters  
M58LT128HST, M58LT128HSB  
Table 22. Asynchronous Read AC characteristics  
M58LT128HST/B  
Symbol  
Alt  
Parameter  
Unit  
85  
tAVAV  
tAVQV  
tAVQV1  
tRC  
tACC  
tPAGE  
tOH  
Address Valid to Next Address Valid  
Address Valid to Output Valid (Random)  
Address Valid to Output Valid (Page)  
Address Transition to Output Transition  
Chip Enable Low to Wait Valid  
Min  
Max  
Max  
Min  
Max  
Max  
Min  
Max  
Min  
Max  
Max  
Min  
Max  
Min  
Max  
Max  
Min  
Min  
Min  
Min  
85  
85  
25  
0
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
(1)  
tAXQX  
tELTV  
17  
85  
0
(2)  
tELQV  
tCE  
tLZ  
Chip Enable Low to Output Valid  
Chip Enable Low to Output Transition  
Chip Enable High to Wait Hi-Z  
(1)  
tELQX  
tEHTZ  
17  
0
(1)  
tEHQX  
tEHQZ  
tGLQV  
tGLQX  
tOH  
tHZ  
tOE  
tOLZ  
Chip Enable High to Output Transition  
Chip Enable High to Output Hi-Z  
Output Enable Low to Output Valid  
Output Enable Low to Output Transition  
Output Enable Low to Wait Valid  
Output Enable High to Output Transition  
Output Enable High to Output Hi-Z  
Output Enable High to Wait Hi-Z  
(1)  
(2)  
(1)  
17  
25  
0
tGLTV  
17  
0
(1)  
tGHQX  
tOH  
tDF  
(1)  
tGHQZ  
17  
17  
10  
10  
9
tGHTZ  
tAVLH  
tELLH  
tLHAX  
tAVADVH Address Valid to Latch Enable High  
tELADVH Chip Enable Low to Latch Enable High  
tADVHAX Latch Enable High to Address Transition  
tLLLH tADVLADVH Latch Enable Pulse Width  
Latch Enable Low to Output Valid  
10  
tLLQV  
tADVLQV  
Max  
85  
ns  
(Random)  
1. Sampled only, not 100% tested.  
2. G may be delayed by up to tELQV - tGLQV after the falling edge of E without increasing tELQV  
.
60/110  
 复制成功!