Initial delivery state
M25PX64
Figure 28. Power-up timing
V
CC
V
(max)
CC
Program, erase and write commands are rejected by the device
Chip selection not allowed
V
(min)
CC
tVSL
Read access allowed
Device fully
accessible
Reset state
of the
device
V
WI
tPUW
time
AI04009C
Table 11.
Symbol
Power-up timing and VWI threshold
Parameter
Min
Max
Unit
(1)
tVSL
VCC(min) to S Low
30
1
μs
ms
V
(1)
tPUW
Time delay to write instruction
Write inhibit voltage
10
(1)
VWI
1.5
2.5
1. These parameters are characterized only.
8
Initial delivery state
The device is delivered with the memory array erased: all bits are set to ‘1’ (each byte
contains FFh). The status register contains 00h (all status register bits are 0).
54/68
NUMONYX [ NUMONYX B.V ]
