欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P80-VMP6TG 参数 Datasheet PDF下载

M25P80-VMP6TG图片预览
型号: M25P80-VMP6TG
PDF下载: 下载PDF文件 查看货源
内容描述: 8兆位,低电压,串行闪存与75 MHz的SPI总线接口 [8 Mbit, low voltage, serial Flash memory with 75 MHz SPI bus interface]
分类和应用: 闪存存储内存集成电路时钟
文件页数/大小: 52 页 / 995 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25P80-VMP6TG的Datasheet PDF文件第38页浏览型号M25P80-VMP6TG的Datasheet PDF文件第39页浏览型号M25P80-VMP6TG的Datasheet PDF文件第40页浏览型号M25P80-VMP6TG的Datasheet PDF文件第41页浏览型号M25P80-VMP6TG的Datasheet PDF文件第43页浏览型号M25P80-VMP6TG的Datasheet PDF文件第44页浏览型号M25P80-VMP6TG的Datasheet PDF文件第45页浏览型号M25P80-VMP6TG的Datasheet PDF文件第46页  
DC and AC parameters  
M25P80  
(1)  
Table 16. AC characteristics (25 MHz operation, Grade 3)  
Test conditions specified in Table 10 and Table 12  
Symbol  
Alt.  
Parameter  
Min.  
Typ.  
Max.  
Unit  
Clock frequency for the following instructions:  
FAST_READ, PP, SE, BE, DP, RES, WREN,  
WRDI, RDSR, WRSR  
fC  
fR  
fC  
D.C.  
25  
20  
MHz  
Clock frequency for READ instructions  
D.C.  
18  
18  
0.1  
0.1  
10  
10  
5
MHz  
ns  
(2)  
tCH  
tCLH Clock high time  
tCLL Clock low time  
(2)  
tCL  
ns  
Clock rise time(4) (peak to peak)  
V/ns  
V/ns  
ns  
(3)  
tCLCH  
(3)  
tCHCL  
Clock fall time(4) (peak to peak)  
tCSS S active setup time (relative to C)  
S not active hold time (relative to C)  
tDSU Data in setup time  
tSLCH  
tCHSL  
tDVCH  
tCHDX  
tCHSH  
tSHCH  
tSHSL  
ns  
ns  
tDH Data in hold time  
5
ns  
S active hold time (relative to C)  
S not active setup time (relative to C)  
tCSH S deselect time  
10  
10  
100  
ns  
ns  
ns  
(3)  
tSHQZ  
tDIS Output disable time  
15  
15  
ns  
tCLQV  
tCLQX  
tHLCH  
tCHHH  
tHHCH  
tCHHL  
tV  
tHO Output hold time  
HOLD setup time (relative to C)  
Clock low to output valid  
ns  
0
ns  
10  
10  
10  
10  
ns  
HOLD hold time (relative to C)  
HOLD setup time (relative to C)  
HOLD hold time (relative to C)  
HOLD to Output low-Z  
ns  
ns  
ns  
(3)  
tHHQX  
tLZ  
15  
20  
ns  
(3)  
tHLQZ  
tHZ  
HOLD to Output high-Z  
ns  
(5)  
tWHSL  
Write Protect setup time  
20  
ns  
(5)  
tSHWL  
Write Protect hold time  
100  
ns  
(3)  
tDP  
S High to Deep Power-down mode  
3
3
µs  
S High to Standby mode without Electronic  
Signature Read  
(3)  
tRES1  
µs  
S High to Standby mode with Electronic  
Signature Read  
(3)  
tRES2  
1.8  
15  
µs  
(6)  
tW  
Write Status Register cycle time  
Page Program cycle time (256 bytes)  
Page Program cycle time (n bytes)  
1.5  
0.8  
ms  
(6)  
tPP  
5
ms  
int(n/8) × 0.025(7)  
42/52  
 复制成功!