欢迎访问ic37.com |
会员登录 免费注册
发布采购

COP8AME9EMW8 参数 Datasheet PDF下载

COP8AME9EMW8图片预览
型号: COP8AME9EMW8
PDF下载: 下载PDF文件 查看货源
内容描述: 8位CMOS闪存微控制器,具有8K内存,双通道运算放大器,虚拟EEROM ,温度传感器, 10位A / D和掉电复位 [8-Bit CMOS Flash Microcontroller with 8k Memory, Dual Op Amps, Virtual EEROM, Temperature Sensor,10-Bit A/D and Brownout Reset]
分类和应用: 闪存传感器温度传感器微控制器和处理器外围集成电路运算放大器光电二极管时钟
文件页数/大小: 83 页 / 908 K
品牌: NSC [ National Semiconductor ]
 浏览型号COP8AME9EMW8的Datasheet PDF文件第42页浏览型号COP8AME9EMW8的Datasheet PDF文件第43页浏览型号COP8AME9EMW8的Datasheet PDF文件第44页浏览型号COP8AME9EMW8的Datasheet PDF文件第45页浏览型号COP8AME9EMW8的Datasheet PDF文件第47页浏览型号COP8AME9EMW8的Datasheet PDF文件第48页浏览型号COP8AME9EMW8的Datasheet PDF文件第49页浏览型号COP8AME9EMW8的Datasheet PDF文件第50页  
14.0 USART (Continued)  
20006326  
FIGURE 22. Framing Formats  
14.7 BAUD CLOCK GENERATION  
14.6 USART INTERRUPTS  
The USART is capable of generating interrupts. Interrupts  
are generated on Receive Buffer Full and Transmit Buffer  
Empty. Both interrupts have individual interrupt vectors. Two  
bytes of program memory space are reserved for each in-  
terrupt vector. The two vectors are located at addresses  
0xEC to 0xEF Hex in the program memory space. The  
interrupts can be individually enabled or disabled using En-  
able Transmit Interrupt (ETI) and Enable Receive Interrupt  
(ERI) bits in the ENUI register.  
The clock inputs to the transmitter and receiver sections of  
the USART can be individually selected to come either from  
an external source at the CKX pin (port L, pin L1) or from a  
source selected in the PSR and BAUD registers. Internally,  
the basic baud clock is created from the MCLK through a  
two-stage divider chain consisting of a 1-16 (increments of  
0.5) prescaler and an 11-bit binary counter (Figure 23). The  
divide factors are specified through two read/write registers  
shown in Figure 24. Note that the 11-bit Baud Rate Divisor  
spills over into the Prescaler Select Register (PSR). PSR is  
cleared upon reset.  
The interrupt from the Transmitter is set pending, and re-  
mains pending, as long as both the TBMT and ETI bits are  
set. To remove this interrupt, software must either clear the  
ETI bit or write to the TBUF register (thus clearing the TBMT  
bit).  
As shown in Table 20, a Prescaler Factor of 0 corresponds to  
NO CLOCK. This condition is the USART power down mode  
where the USART clock is turned off for power saving pur-  
pose. The user must also turn the USART clock off when a  
different baud rate is chosen.  
The interrupt from the receiver is set pending, and remains  
pending, as long as both the RBFL and ERI bits are set. To  
remove this interrupt, software must either clear the ERI bit  
or read from the RBUF register (thus clearing the RBFL bit).  
The correspondences between the 5-bit Prescaler Select  
and Prescaler factors are shown in Table 20. There are  
www.national.com  
46  
 复制成功!