欢迎访问ic37.com |
会员登录 免费注册
发布采购

30134-23 参数 Datasheet PDF下载

30134-23图片预览
型号: 30134-23
PDF下载: 下载PDF文件 查看货源
内容描述: 的Geode ™ GXLV处理器系列的低功耗X86集成解决方案 [Geode⑩ GXLV Processor Series Low Power Integrated x86 Solutions]
分类和应用: 外围集成电路时钟
文件页数/大小: 247 页 / 4117 K
品牌: NSC [ National Semiconductor ]
 浏览型号30134-23的Datasheet PDF文件第33页浏览型号30134-23的Datasheet PDF文件第34页浏览型号30134-23的Datasheet PDF文件第35页浏览型号30134-23的Datasheet PDF文件第36页浏览型号30134-23的Datasheet PDF文件第38页浏览型号30134-23的Datasheet PDF文件第39页浏览型号30134-23的Datasheet PDF文件第40页浏览型号30134-23的Datasheet PDF文件第41页  
Signal Definitions (Continued)  
2.2.3 Memory Controller Interface Signals (Continued)  
BGA  
SPGA  
Signal Name  
Pin No.  
Pin No.  
Type  
Description  
DQM[7:0]  
Refer  
to  
Table 2-3 Table 2-5  
Refer  
to  
O
Data Mask Control Bits  
During memory read cycles, these outputs control whether the  
SDRAM output buffers are driven on the MD bus or not. All DQM  
signals are asserted during read cycles.  
During memory write cycles, these outputs control whether or  
not MD data will be written into the SDRAM.  
DQM[0] is associated with MD[7:0].  
DQM[7] is associated with MD[63:56].  
SDCLK[3:0]  
AE4,  
AF5,  
AE5,  
AF4  
AM8,  
AK10,  
AL7,  
O
SDRAM Clocks  
The SDRAM devices sample all the control, address, and data  
based on these clocks.  
AK8  
SDCLK_IN  
AE8  
AK12  
I
SDRAM Clock Input  
The GXLV processor samples the memory read data on this  
clock. Works in conjunction with the SDCLK_OUT signal.  
SDCLK_OUT  
AF8  
AL13  
O
SDRAM Clock Output  
This output is routed back to SDCLK_IN. The board designer  
should vary the length of the board trace to control skew  
between SDCLK_IN and SDCLK.  
2.2.4 Video Interface Signals  
BGA  
SPGA  
Signal Name  
Pin No  
Pin No  
Type  
Description  
PCLK  
AC1  
AJ1  
O
Pixel Port Clock  
PCLK is the pixel dot clock output. It clocks the pixel data from  
the GXLV processor to the CS5530.  
VID_CLK  
DCLK  
P1  
V4  
O
I
Video Clock  
VID_CLK is the video port clock to the CS5530.  
AB1  
AD4  
Dot Clock  
The DCLK input is driven from the CS5530 and is the pixel dot  
clock. In some cases this clock can be a 2x multiple of PCLK  
CRT_HSYNC  
CRT_VSYNC  
W2  
AD2  
AH2  
O
O
CRT Horizontal Sync  
CRT Horizontal Sync establishes the line rate and horizontal  
retrace interval for an attached CRT. The polarity is programma-  
ble. See DC-Timing_CFG Register in Table 4-29 on page 146 for  
programming information.  
AA3  
CRT Vertical Sync  
CRT Vertical Sync establishes the screen refresh rate and verti-  
cal retrace interval for an attached CRT. The polarity is program-  
mable. See DC-Timing_CFG Register in Table 4-29 on page 147  
for programming information.  
Revision 1.1  
37  
www.national.com  
 复制成功!