欢迎访问ic37.com |
会员登录 免费注册
发布采购

UPD703208GKA-XXX-9EU 参数 Datasheet PDF下载

UPD703208GKA-XXX-9EU图片预览
型号: UPD703208GKA-XXX-9EU
PDF下载: 下载PDF文件 查看货源
内容描述: 32位单芯片微控制器产品 [32-Bit Single-Chip Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 757 页 / 4297 K
品牌: NEC [ NEC ]
 浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第77页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第78页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第79页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第80页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第82页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第83页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第84页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第85页  
CHAPTER 2 PIN FUNCTIONS  
In addition to functioning as a port, PDL0 to PDL15 can also be used as an address/data bus in the multiplex  
mode and as a data bus in the separate mode when the memory is expanded externally in the control mode  
(external expansion mode).  
The port mode and control mode can be selected as the operation mode for each bitNote, and are specified by  
the port DL mode control register (PMCDL).  
Note When specifying the port mode/control mode (alternate function) for each bit, pay careful attention to  
the operation of the alternate functions.  
(a) Port mode  
PDL0 to PDL15 can be set to input or output in 1-bit units by the port DL mode register (PMDL).  
(b) Control mode  
PDL0 to PDL15 can be used as AD0 to AD15 by the PMCDL register.  
(i) AD0 to AD15 (address/data bus) ... I/O  
This is a multiplexed address/data bus during external access. In the address timing (T1 state), these  
pins function as 22-bit address A0 to A15 output pins, and in the data timing (T2, TW, and T3), they  
function as 16-bit data I/O bus pins.  
(13) RESET (reset) ... Input  
RESET input is an asynchronous input, and when a signal that has a certain low-level width is input,  
regardless of the operation clock, system reset is executed with priority over all other actions.  
In addition to normal initialize and start, RESET can also be used to release the standby mode (HALT, IDLE,  
and STOP).  
(14) REGC (regulator control) ... Input  
This is the pin for connecting a capacitor for the regulator.  
(15) X1, X2 (crystal for main clock)  
These pins are used to connect the resonator that generates the main clock.  
An external clock can also be input.  
(16) XT1, XT2 (crystal for subclock)  
These pins are used to connect the resonator that generates the subclock.  
(17) AVSS (ground for analog)  
This is the ground pin for the A/D converter and D/A converter.  
(18) AVREF0 (analog reference voltage) ... Input  
This is the pin for supplying the reference voltage for the A/D converter.  
(19) AVREF1 (analog reference voltage) ... Input  
This is the pin for supplying the reference voltage for the D/A converter.  
(20) BVDD (power supply for bus interface)  
This is the positive power supply pin for the bus interface.  
User’s Manual U15862EJ3V0UD  
81  
 复制成功!