欢迎访问ic37.com |
会员登录 免费注册
发布采购

UPD703208GKA-XXX-9EU 参数 Datasheet PDF下载

UPD703208GKA-XXX-9EU图片预览
型号: UPD703208GKA-XXX-9EU
PDF下载: 下载PDF文件 查看货源
内容描述: 32位单芯片微控制器产品 [32-Bit Single-Chip Microcontrollers]
分类和应用: 微控制器
文件页数/大小: 757 页 / 4297 K
品牌: NEC [ NEC ]
 浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第13页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第14页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第15页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第16页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第18页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第19页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第20页浏览型号UPD703208GKA-XXX-9EU的Datasheet PDF文件第21页  
19.2.4 Noise elimination for NMI pin........................................................................................................619  
19.2.5 Edge detection function for NMI pin..............................................................................................620  
19.3 Maskable Interrupts..................................................................................................................622  
19.3.1 Operation......................................................................................................................................622  
19.3.2 Restore.........................................................................................................................................624  
19.3.3 Priorities of maskable interrupts ...................................................................................................625  
19.3.4 Interrupt control register (xxlCn) ...................................................................................................629  
19.3.5 Interrupt mask registers 0 to 2 (IMR0 to IMR2).............................................................................634  
19.3.6 In-service priority register (ISPR)..................................................................................................637  
19.3.7 Maskable interrupt status flag.......................................................................................................638  
19.3.8 Watchdog timer mode register 1 (WDTM1)..................................................................................639  
19.3.9 Elimination of noise from INTP0 to INTP6....................................................................................639  
19.3.10 INTP0 to INTP6 edge detection function ......................................................................................640  
19.4 Software Exceptions.................................................................................................................643  
19.4.1 Operation......................................................................................................................................643  
19.4.2 Restore.........................................................................................................................................644  
19.4.3 Exception status flag (EP) ............................................................................................................645  
19.5 Exception Trap ..........................................................................................................................646  
19.5.1 Illegal op code ..............................................................................................................................646  
19.5.2 Debug trap....................................................................................................................................648  
19.6 Multiple Interrupt Servicing Control........................................................................................650  
19.7 Interrupt Response Time..........................................................................................................652  
19.8 Periods in Which Interrupts Are Not Acknowledged by CPU ..............................................653  
CHAPTER 20 KEY INTERRUPT FUNCTION ......................................................................................654  
20.1 Function.....................................................................................................................................654  
20.2 Key Interrupt Control Register ................................................................................................655  
CHAPTER 21 STANDBY FUNCTION...................................................................................................656  
21.1 Overview ....................................................................................................................................656  
21.2 HALT Mode ................................................................................................................................659  
21.2.1 Setting and operation status.........................................................................................................659  
21.2.2 Releasing HALT mode .................................................................................................................659  
21.3 IDLE Mode..................................................................................................................................661  
21.3.1 Setting and operation status.........................................................................................................661  
21.3.2 Releasing IDLE mode...................................................................................................................661  
21.4 STOP Mode...................................................................................................................................663  
21.4.1 Setting and operation status.........................................................................................................663  
21.4.2 Releasing STOP mode.................................................................................................................663  
21.5 Securing Oscillation Stabilization Time .................................................................................665  
21.6 Subclock Operation Mode........................................................................................................666  
21.6.1 Setting and operation status.........................................................................................................666  
21.6.2 Releasing subclock operation mode.............................................................................................666  
21.7 Sub-IDLE Mode..........................................................................................................................668  
21.7.1 Setting and operation status.........................................................................................................668  
21.7.2 Releasing sub-IDLE mode............................................................................................................668  
21.8 Control Registers......................................................................................................................670  
CHAPTER 22 RESET FUNCTION ........................................................................................................671  
17  
User’s Manual U15862EJ3V0UD  
 复制成功!