欢迎访问ic37.com |
会员登录 免费注册
发布采购

UPD178023GC-XXX-8BT 参数 Datasheet PDF下载

UPD178023GC-XXX-8BT图片预览
型号: UPD178023GC-XXX-8BT
PDF下载: 下载PDF文件 查看货源
内容描述: [Microcontroller, 8-Bit, MROM, 4.5MHz, CMOS, PQFP80, 14 X 14 MM, PLASTIC, QFP-80]
分类和应用: 时钟微控制器外围集成电路
文件页数/大小: 56 页 / 264 K
品牌: NEC [ NEC ]
 浏览型号UPD178023GC-XXX-8BT的Datasheet PDF文件第8页浏览型号UPD178023GC-XXX-8BT的Datasheet PDF文件第9页浏览型号UPD178023GC-XXX-8BT的Datasheet PDF文件第10页浏览型号UPD178023GC-XXX-8BT的Datasheet PDF文件第11页浏览型号UPD178023GC-XXX-8BT的Datasheet PDF文件第13页浏览型号UPD178023GC-XXX-8BT的Datasheet PDF文件第14页浏览型号UPD178023GC-XXX-8BT的Datasheet PDF文件第15页浏览型号UPD178023GC-XXX-8BT的Datasheet PDF文件第16页  
µPD178023, 178024  
1.2 Pins Other Than Port Pins  
Pin Name  
I/O  
Function  
At Reset  
Shared by:  
P00-P04  
INTP0-INTP4 Input  
External maskable interrupt input whose valid edge  
(rising edge, falling edge, or both rising and falling edges)  
can be specified.  
Input  
SI3  
Input  
Output  
I/O  
Serial data input to serial interface.  
Input  
Input  
Input  
P70  
P71  
P76  
SO3  
SDA0  
Serial data output from serial interface.  
Serial data input/output to/from  
serial interface.  
N-ch open drain I/O  
SCK3  
I/O  
Serial clock input/output to/from serial interface.  
N-ch open drain I/O  
Input  
Input  
Input  
P72  
SCL0  
P77  
RXD0  
TXD0  
Input  
Serial data input to asynchronous serial interface (UART0).  
Serial data output from asynchronous serial interface (UART0).  
External count clock input to 8-bit timer (TM50).  
External count clock input to 8-bit timer (TM51).  
8-bit timer (TM50) output.  
P74  
Output  
Input  
P75  
TI50  
P33  
TI51  
P34  
TO50  
Output  
Low-level  
output  
P130  
P131  
P36  
TO51  
8-bit timer (TM51) output.  
BEEP0  
ANI0-ANI5  
EO0, EO1  
Output  
Input  
Buzzer output.  
Input  
Input  
Analog input to A/D converter.  
P10-P15  
Output  
Error out output from charge pump of PLL frequency  
synthesizer.  
VCOL  
VCOH  
AMIFC  
FMIFC  
RESET  
X1  
Input  
Input  
Inputs local oscillation frequency of PLL (in HF and MF modes).  
Inputs local oscillation frequency of PLL (in VHF mode).  
Input to AM intermediate frequency counter.  
Input  
Input to FM or AM intermediate frequency counter.  
System reset input.  
Input  
Input  
Connection of crystal resonator for system clock oscillation.  
X2  
REGOSC  
Regulator for oscillator. Connect this pin to GND via 0.1-µF  
capacitor.  
REGCPU  
Regulator for CPU power supply. Connect this pin to GND  
via 0.1-µF capacitor.  
VDD  
Positive power supply.  
GND  
Ground.  
VDDPORT  
GNDPORT  
VDDPLLNote  
GNDPLLNote  
IC  
Port power supply.  
Port ground.  
PLL positive power supply.  
PLL ground.  
Internally connected. Directly connect this pin to GND.  
Note Connect a capacitor of about 1000 pF between the VDDPLL and GNDPLL pins.  
12  
Data Sheet U14126EJ1V0DS00  
 复制成功!