欢迎访问ic37.com |
会员登录 免费注册
发布采购

MUPA64K16-15TJI 参数 Datasheet PDF下载

MUPA64K16-15TJI图片预览
型号: MUPA64K16-15TJI
PDF下载: 下载PDF文件 查看货源
内容描述: [Microprocessor Circuit, CMOS, PQFP128, LQFP-128]
分类和应用: 外围集成电路
文件页数/大小: 19 页 / 378 K
品牌: MUSIC [ MUSIC SEMICONDUCTORS ]
 浏览型号MUPA64K16-15TJI的Datasheet PDF文件第11页浏览型号MUPA64K16-15TJI的Datasheet PDF文件第12页浏览型号MUPA64K16-15TJI的Datasheet PDF文件第13页浏览型号MUPA64K16-15TJI的Datasheet PDF文件第14页浏览型号MUPA64K16-15TJI的Datasheet PDF文件第15页浏览型号MUPA64K16-15TJI的Datasheet PDF文件第16页浏览型号MUPA64K16-15TJI的Datasheet PDF文件第18页浏览型号MUPA64K16-15TJI的Datasheet PDF文件第19页  
MUPA64K16 Alto Priority Queue Scheduler  
Electrical Characteristics  
Absolute Maximum Ratings  
• Supply Voltage: VDD = 1.98Volts  
• Supply Voltage: VDDQ = 3.6Volts  
• Voltage on all other pins: 5.5Volts  
• Storage Temperature:  
NOTE: Stresses exceeding those listed under Absolute Maximum Ratings may induce failure.  
Exposure to absolute maximum ratings for extended periods may reduce reliability.  
Functionality at or above these conditions is not implied. All voltages referenced to GND (Vcc).  
Table 14: DC Electrical Characteristics  
Symbol  
Parameter  
Min  
1.62  
3.0  
Typ  
1.8  
3.3  
Max  
1.98  
3.6  
Unit  
Volts  
Volts  
Volts  
Volts  
Volts  
Volts  
VDD  
Operating Supply Voltage  
VDDQ Operating Supply Voltage  
VIH  
VIL  
Input High Voltage  
Input Low Voltage  
2.0  
5.5  
-0.3  
2.4  
0.8  
VOH Output High Voltage  
VOL  
IOH  
IOL  
IIZ  
Output High Voltage  
Output High Current  
Output Low Current  
Input Leakage Current  
Output Leakage Current  
0.4  
TBD  
TBD  
TBD  
TBD  
+/- 10 +/- 1000  
+/- 10 +/- 1000  
nA  
nA  
IOZ  
Table 15: AC Characteristics  
Max  
66  
Symbol  
tCLK  
Description  
Min Typ  
Unit  
MHz  
ns  
Maximum clock frequency  
9.0  
9.0  
tCKHI  
CLK high pulse: worst-case 40%/60% duty cycle  
CLK low pulse: worst-case 40%/60% duty cycle  
Setup time for Chip Select input (/CS)  
Hold time for Chip Select input (/CS)  
Setup time for Write input (/WR)  
Hold time for Write input (/WR)  
Setup time for REG[2:0] inputs  
Hold time for REG[2:0] inputs  
6.0  
6.0  
3.0  
0.5  
3.4  
0.5  
3.7  
0.5  
4.5  
0.5  
4.0  
0.5  
9.6  
tCKLO  
tSUCS  
tHDCS  
tSUWR  
tHDWR  
tSUREG  
tHDREG  
tSUPQ  
tHDPQ  
tSUDQ  
tHDDQ  
tDOUT  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
Setup time for PQ[3:0] inputs  
ns  
Hold time for PQ[3:0] inputs  
ns  
Setup time for DQ[31:0] bus  
ns  
Hold time for DQ[31:0] bus  
ns  
Clock to valid Data Out  
ns  
MUSIC Semiconductors Confidential  
17  
Rev 0.3 Draft  
 复制成功!