$SSOLꢈDWLRQV08ꢀ&ꢁꢂꢃꢁ/ꢄ4XDGꢄꢅꢆꢇꢅꢆꢆ0Eꢄ(WKHUQHWꢄ)LOWHUꢄ,QWHUIDꢈH
$33/,&$7,216
&DVꢂDGLQJꢀ7ZRꢀ08ꢈ&ꢉꢊꢋꢉ/ꢀ&RPSRQHQWV
Two MU9C8358L devices may be connected together to
support eight 10/100Mb ports. When this is done, one
device is hardwired as the Master and the other is
hardwired as the Slave. The Master device supplies the
RESET_LC output to the LANCAM device(s). Each
MU9C8358L has its own /PCS input to allow the host
processor to configure its Chip and Port registers. Figure 7
shows the required connections for cascading two devices.
Both devices share the same /PCSS input that allows the
system registers to be configured. When the host processor
is accessing the system registers, the Master responds to
all the commands, whereas the Slave only responds to a
subset of the commands. For example, only the Master
device will configure the LANCAM database and run
management routines. The Slave device needs to respond
to configuration register writes and reads, time stamp
register writes and increments, and Result register reads.
7Rꢀ+RVWꢀ3URꢃHVVRU
'4>ꢁꢂꢃꢄ@
ꢅ(&
53B'9
53B6(/
53B1;7
53>ꢁꢂꢃꢄ@
ꢅꢀ:
ꢅ&0
08ꢀ&ꢁꢂꢃꢁ/
ꢅ(
ꢅ3&6
ꢅ,175
0$67(5
ꢅ0,
ꢅ))
352&B5'<
ꢅ5(6(7B/&
'4>ꢁꢂꢃꢄ@
ꢅ(&
352&B5'<
ꢅꢀ:
ꢅ,175
ꢅ3&6
08ꢀ&ꢁꢂꢃꢁ/
ꢅ&0
53>ꢁꢂꢃꢄ@
53B'9
ꢅ(
6/$9(
ꢅ0,
ꢅ),
53B6(/
53B1;7
7Rꢀ&RQWUROꢀ+DUGZDUH
7Rꢀ/$1&$0ꢁVꢂ
Figure 7: Cascading Two MU9C8358L Components
5HYꢇꢀꢄ
ꢄꢅ
MUSIC [ MUSIC SEMICONDUCTORS ]
