08ꢀ&ꢁꢂꢃꢁ/ꢄ4XDGꢄꢅꢆꢇꢅꢆꢆ0Eꢄ(WKHUQHWꢄ)LOWHUꢄ,QWHUIDꢈH
6RIWZDUHꢄ0RGHO
62)7:$5(ꢀ02'(/
6\VWHPꢀ5HJLVWHUV
One set of registers is available to address up to two
MU9C8358L components and their attached LANCAMs
as a single system. The application decodes one range of
addresses to produce a Processor Chip Select System
signal (/PCSS) that is shared among all MU9C8358L
components.
The
lowest
address
in
this
application-defined address range, shown in Table 3, is
referred to as SYSTEM_BASE.
7DEOHꢀꢊꢑꢀ6\VWHPꢀ5HJLVWHUV
1DPH
5ꢌ: 'HVꢂULSWLRQ
$GGUHVV
'HIDXOWꢀ6HWWLQJ
1ꢇ$
667$7
5
6\VWHPꢄ6WDWXV
6<67(0B%$6(ꢄ=ꢄꢆ+
6<67(0B%$6(ꢄ=ꢄꢅ+
6<67(0B%$6(ꢄ=ꢄꢑ+
6<67(0B%$6(ꢄ=ꢄꢂ+
6<67(0B%$6(ꢄ=ꢄꢃ+
6<67(0B%$6(ꢄ=ꢄꢊ+
6<67(0B%$6(ꢄ=ꢄꢌ+
6<67(0B%$6(ꢄ=ꢄꢁ+
6<67(0B%$6(ꢄ=ꢄꢀ+
6<67(0B%$6(ꢄ=ꢄ$+
6<67(0B%$6(ꢄ=ꢄ&+
6<67(0B%$6(ꢄ=ꢄ'+
6<67(0B%$6(ꢄ=ꢄ(+
6<67(0B%$6(ꢄ=ꢄꢅꢆ+
6<67(0B%$6(ꢄ=ꢄꢅꢅ+
66&)*
:
:
:
6\VWHPꢄ6WDWLꢈꢄ&RQILJXUDWLRQ
6\VWHPꢄ'\QDPLꢈꢄ&RQILJXUDWLRQ
6\VWHPꢄ7DUJHWV
ꢆꢆꢆꢆ+
ꢆ+
6'&)*
67$5*
ꢆ+
6&':ꢆ
5ꢇ: &$0ꢄ'DWDꢄ:RUGꢄꢆ
5ꢇ: &$0ꢄ'DWDꢄ:RUGꢄꢅ
5ꢇ: &$0ꢄ'DWDꢄ:RUGꢄꢑ
5ꢇ: &$0ꢄ'DWDꢄ:RUGꢄꢂ
1ꢇ$
6&':ꢅ
1ꢇ$
6&':ꢑ
1ꢇ$
6&':ꢂ
1ꢇ$
67385*
67&855
60;6$'$&<&
6&6:%
5
5
7LPHꢄ6WDPSꢄWRꢄ3XUJH
ꢆꢅ+
7LPHꢄ6WDPSꢄ&XUUHQW
ꢆꢆ+
:
5
0D[ꢄ6$ꢇ'$ꢄ&\ꢈOH
ꢑꢆ+
&$0ꢄ6WDWXVꢄ:RUGꢄ%
1ꢇ$
6&6:$
5
&$0ꢄ6WDWXVꢄ:RUGꢄ$
1ꢇ$
66$8
:
:
:
:
:
:
:
:
:
:
6$ꢄ8SGDWHꢄ2Sꢋ&RGH
ꢆꢂꢊꢁ+
ꢆꢂꢂꢒ+
66$/
6$ꢄ/HDUQꢄ2Sꢋ&RGH
6/&&6
/$1&$0ꢄ&RQWUROꢄ6LJQDOV6<67(0B%$6(ꢄ=ꢄꢅꢑ+
3HUIRUPꢄ'HOHWHꢄ6HTXHQꢈH
3HUIRUPꢄ$GGꢄ6HTXHQꢈH
ꢆ)+
6'2B'(/(7(
6'2B$''
6'2B5($'
6'2B,1&76
6'2B,1&35
6'2B,1&7635
6'2B6(7$''
6<67(0B%$6(ꢄ=ꢄꢑꢆ+
6<67(0B%$6(ꢄ=ꢄꢑꢅ+
6<67(0B%$6(ꢄ=ꢄꢑꢒ+
6<67(0B%$6(ꢄ=ꢄꢑꢊ+
6<67(0B%$6(ꢄ=ꢄꢑꢌ+
6<67(0B%$6(ꢄ=ꢄꢑꢁ+
6<67(0B%$6(ꢄ=ꢄꢑꢀ+
1ꢇ$
1ꢇ$
1ꢇ$
1ꢇ$
1ꢇ$
1ꢇ$
1ꢇ$
3HUIRUPꢄ5HDGꢄ6HTXHQꢈH
3HUIRUPꢄ,QꢈUHPHQWꢄ67&855ꢄ6HTXHQꢈHꢄ
3HUIRUPꢄ,QꢈUHPHQWꢄ67385*ꢄ6HTXHQꢈH
3HUIRUPꢄ,QꢈUHPHQWꢄ67&855ꢄꢓꢄ67385*ꢄ6HTXHQꢈH
3HUIRUPꢄ6HW$GGUꢏꢄ6HTXHQꢈH
6\VWHPꢀ6WDWXVꢀ5HJLVWHU
attached. A 50 MHz clock is assumed. The INV_REJ bit
configures all REJ ports A through D to be active LOW
instead of active HIGH.
The System Status register (SSTAT) provides a CPU
visibility into the state of the LANCAM array. The /FF bit
indicates the current state of the Full Flag output of the
LANCAM array. The /MF bit indicates the Match Flag
output of the LANCAM array.
7DEOHꢀꢋꢑꢀ66&)*ꢑꢀ6\VWHPꢀ6WDWLꢂꢀ&RQILJXUDWLRQꢀ5HJLVWHUꢀ
0DSSLQJ
%LW>V?
1DPH
'HVꢂULSWLRQ
7DEOHꢀꢍꢑꢀ667$7ꢑꢀ6\VWHPꢀ6WDWXVꢀ5HJLVWHUꢀ0DSSLQJ
ꢂꢉꢅ
&$0B63' ꢆꢆꢆꢄ ꢄꢅꢑꢆꢄQV
ꢆꢆꢅꢄ ꢄꢀꢆꢄQV
%LW>V?
1DPH
ꢇ))
'HVꢂULSWLRQ
ꢆꢅꢆꢄ ꢄꢌꢆꢄQV
)XOOꢄ)ODJꢄIURPꢄ/$1&$0ꢄDUUD\
0DWꢈKꢄ)ODJꢄIURPꢄ/$1&$0ꢄDUUD\
ꢆ
ꢅ
ꢆꢅꢅꢄ ꢄ5(6(59('
ꢅꢆꢆꢄ ꢄ5(6(59('
ꢅꢆꢅꢄ ꢄ5(6(59('
ꢅꢅꢆꢄ ꢄ5(6(59('
ꢅꢅꢅꢄ ꢄ5(6(59('
ꢇ0)
6\VWHPꢀ6WDWLꢂꢀ&RQILJXUDWLRQꢀ5HJLVWHU
The System Static Configuration register (SSTAT) allows
the CPU to configure the LANCAM array. These are set
and forget values. The CAM_SPD sets the controller to
match the speed grade of the LANCAM components
ꢆ
,19B5(-
ꢆꢄ ꢄ$ꢈWLYHꢄ+,*+
ꢅꢄ ꢄ$ꢈWLYHꢄ/2:
ꢅꢍ
5HYꢇꢀꢄ
MUSIC [ MUSIC SEMICONDUCTORS ]
