欢迎访问ic37.com |
会员登录 免费注册
发布采购

MU9C8K64-90TDI 参数 Datasheet PDF下载

MU9C8K64-90TDI图片预览
型号: MU9C8K64-90TDI
PDF下载: 下载PDF文件 查看货源
内容描述: MU9C RCP家庭 [MU9C RCP Family]
分类和应用: 存储内存集成电路静态存储器双倍数据速率
文件页数/大小: 35 页 / 1040 K
品牌: MUSIC [ MUSIC SEMICONDUCTORS ]
 浏览型号MU9C8K64-90TDI的Datasheet PDF文件第12页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第13页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第14页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第15页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第17页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第18页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第19页浏览型号MU9C8K64-90TDI的Datasheet PDF文件第20页  
MU9C RCP Family  
Register Descriptions  
External Prioritization  
1. Write 006H to MU9C RCPs (/AV = HIGH, DQ13 =  
LOW).  
For systems where the propagation delay associated with  
the Match Flag daisy chain is not acceptable, the MU9C  
RCP supports external prioritization. Using external  
prioritization, each /MF output is fed to a 1 of N  
prioritizing circuit whose outputs are fed back to the /CS  
and /OE inputs of the respective MU9C RCPs. Access to  
the Highest-Priority Match Memory location or Status  
register is accomplished by only enabling the /CS to the  
Highest-Priority Match device based on the status of the  
/MF flags in the system. Likewise, access to the  
Highest-Priority Match device's PA:AA bus match address  
result is accomplished by enabling only the /OE line to the  
Highest-Priority Match device.  
The value 006H is the control state Write to  
Configuration register, WR FR, with no mask. /AV  
being HIGH indicates that this is the instruction to be  
written to the Instruction register, and DQ13 being  
LOW indicates that it is a Write cycle.  
2. XXXXXXXXH to MU9C RCPs (/AV=LOW). The  
value XXXXXXXXH is written to the Configuration  
register, and if FR27-26=00 then the devices are set to  
operate in Hardware Control mode.  
AV being LOW causes the control state to execute  
using the data present on the DQ31-0 lines.  
If the devices in a vertically cascaded system are to be  
selected solely through the Device Select register, then the  
Page addresses must be set to unique values in each  
device. However, to set the Page address in each  
Configuration register in turn would require that each  
device already had a unique Page Address value. To  
overcome this dilemma, there are two special control  
states that allow the Page Address registers to be set  
individually in this circumstance. Once the general  
operating conditions have been established by  
broadcasting a configuration value to all the MU9C RCPs  
in the system, the Page Address values must be set to a  
unique value in each device. This is done through a  
sequence of WR PA control states, each executed with a  
unique value on the DQ31-0 lines. This control state  
writes the DS3-0 value into the Page Address field of the  
Configuration register of the highest-priority empty  
device, and then sets the Full flag of that device to indicate  
full (LOW). The next WR PA will therefore be directed to  
the next lower-priority device within the system. The  
sequence continues until all Page Address values have  
been written. The RST FF control state is then broadcasted  
to all devices to set the Full flags back to Empty, and the  
system is then ready for normal operation.  
Initialization  
After power is applied to the MU9C RCP the /RESET line  
must be pulled LOW for at least 50 ns to ensure that the  
device establishes its correct initial operating conditions.  
There are control states to initialize the system-level  
operating conditions that can be run once the device or  
devices in the system have been reset after power has been  
applied.  
Reset  
The Reset condition occurs when the /RESET line is  
pulled LOW (Hardware reset,) or when the Reset Control  
state is executed (Software reset.) The conditions after a  
reset are shown in Table 3 on page 25.  
The Instruction register is enabled for Software Control  
mode. To activate Hardware control, the appropriate value  
should be written to the Configuration register in two  
cycles from the DQ31-0 lines.  
For a Hardware reset, FR25, which defines the lowest  
priority device, is set HIGH. This means that either FR25  
must be set LOW in the lowest-priority device, or a  
Memory access cycle or a Compare cycle that generates a  
match must be executed for there to be any response when  
reading the PA:AA bus or the Status register.  
System Initialization  
Once the MU9C RCP devices in the system have been  
reset, the system operating conditions must be set up. The  
MU9C RCP is reset to Software Control mode, so a value  
must be written to the Configuration register to set the  
persistent operating state of the device. This first write to  
the devices in the system must be through Software  
control. The following sequence writes a new value to the  
Configuration register under software control:  
16  
Rev. 8.04  
 复制成功!