Freescale Semiconductor, Inc.
Advance Information — 68HC(9)12D60
Section 2. Central Processing Unit
2.1 Contents
2.2
2.3
2.4
2.5
2.6
2.7
Introduction. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
Programming Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31
Data Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Addressing Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33
Indexed Addressing Modes . . . . . . . . . . . . . . . . . . . . . . . . . . .35
Opcodes and Operands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36
2.2 Introduction
The CPU12 is a high-speed, 16-bit processing unit. It has full 16-bit data
paths and wider internal registers (up to 20 bits) for high-speed extended
math instructions. The instruction set is a proper superset of the
M68HC11instruction set. The CPU12 allows instructions with odd byte
counts, including many single-byte instructions. This provides efficient
use of ROM space. An instruction queue buffers program information so
the CPU always has immediate access to at least three bytes of machine
code at the start of every instruction. The CPU12 also offers an
extensive set of indexed addressing capabilities.
2.3 Programming Model
CPU12 registers are an integral part of the CPU and are not addressed
as if they were memory locations.
68HC(9)12D60 — Rev 4.0
MOTOROLA
Advance Information
31
Central Processing Unit
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA [ MOTOROLA ]
