Freescale Semiconductor, Inc.
I/O Ports with Key Wake-up
Key Wake-Up Input Filter
this time interval is shorter than t
, the majority voting logic may treat
KWSP
the two consecutive pulses as a single valid pulse.
The filter is shared by all the KWU pins. Hence any valid triggering level
on any KWU pin is seen by the filter. The timing specification applies to
the input of the filter.
Glitch, filtered out, no STOP wake-up
Valid STOP Wake-Up pulse
t
min.
KWSTP
t
max.
KWSTP
Minimum time interval between pulses to be recognized as single pulses
t
KWSP
Figure 11-1. STOP Key Wake-up Filter (falling edge trigger) timing
68HC(9)12D60 — Rev 4.0
MOTOROLA
Advance Information
141
I/O Ports with Key Wake-up
For More Information On This Product,
Go to: www.freescale.com